ETH zürich

erc

Tal Ben-Nun, Johannes de Fine Licht, Alexandros-Nikolaos Ziogas, Timo Schneider, Torsten Hoefler

Stateful Dataflow Multigraphs: A Data-Centric Model for Performance Portability on Heterogeneous Architectures

This project has received funding from the European Research Council (ERC) under grant agreement "DAPP (PI: T. Hoefler)".





Motivation













Computational Scientist

astrong the store



Domain Scientist

Performance Engineer

The seat of the second



Optimization Techniques

Multi-core CPU

- Tiling for complex cache hierarchies
- Register optimizations
- Vectorization

Many-core GPU

- Coalesced memory access
- Warp divergence minimization, register tiling
- Task fusion

FPGA

- Maximize resource utilization (logic units, DSPs)
- Streaming optimizations, pipelining
- Explicit buffering (FIFO) and wiring











DaCe Overview



a light of a second state of the



Dataflow Programming in DaCe



Statistics and



Parallel Dataflow Programming



Contraction of the second



Parallel Dataflow Programming





Stateful Parallel Dataflow Programming





Design and the second



Stateful Parallel Dataflow Programming



The state of the second second



spcl.inf.ethz.ch





Meet the Nodes

State

Tasklet

Array

(Stream)

Map

Exit



N-dimensional data container

Parametric graph abstraction for parallelism

Streaming data container

Dynamic mapping of computations on streams



Consume K Exit

Defines behavior during conflicting writes



State s1 А A[0:H.0:W] [v=0:H. x=0:W] A[y-1,x] A[y,x-1] A[y,x+1] A[y+1,x lacobi

B[0:N]

B

State s0

Meet the Nodes

Stateful Dataflow Multigraphs

form symbol = expression. Once a state finishes execution, all outgoing state transitions of that state are evaluated in an arbitrary order. and the destination of the first transition whose condition is true is the next state which will be executed. If no transition evaluates to true, the program terminates. Before starting the execution of the next state, all assignments are performed, and the left-hand side of assignments become symbols.

A.2 Operational Semantics

A.2.1 Initialization. Notation We denote collections (sets/lists) as capital letters and their members with the corresponding lowercase letter and a subscript, i.e., in an SDFG $G = (S, T, s_0)$ the set of states S as s_i , with $0 \le i < |S|$. Without loss of generality we assume s_0 to be the start state. We denote the value stored at memory location a as M[a], and assume all basic types are size-one elements to simplify address calculations.

The state of execution is denoted by ρ . Within the state we carry several sets: loc, which maps names of data nodes and transients to memory addresses; sym, which maps symbol names (identifiers) to their current value; and vis, which maps connectors to the data visible at that connector in the current state of execution.

We define a helper function size(), which returns the product of all dimensions of the data node or element given as argument (using ρ to resolve symbolic values). Furthermore, *id*() returns the *name* property of a data or transient node, and offs() the offset of a data element relative to the start of the memory region it is stored in. The function copy() creates a copy of the object given as argument, i.e., when we modify the copy, the original object remains the same. C Invocation When an SDFG G is called with the data arguments $A \equiv [a_i = p_i]$ (a_i is an identifier, p_i is an address/pointer) and symbol arguments $Z \equiv [z_i = v_i]$ (z_i is an identifier, v_i an integer) we initialize the configuration ρ :

(1) For all symbols z_i in Z: $sym[z_i] \leftarrow v_i$. (2) For all data and stream nodes $d_i \in G$ without incoming edges s.t. $id(d_i) = a_i: loc(d_i) \leftarrow p_i, vis(d_i.data) \leftarrow M[p_i, ..., p_i +$

 $size(d_i)$] (3) Set current to a copy of the start state of G, so. (4) Set state to id(so).

(5) Set $qsize[f_i]$ to zero for all stream nodes $f_i \in G$. This can be expressed as the following rule:

G = (S, T)start_state(G) \rightarrow s₀ D : data nodes in s₀ : stream modes is $(call(G, A, Z), a) \rightarrow al$ state $\mapsto id(s_0)$. Cons $I = p_I \in A : loc|a$

> A.2.2 Propagating Data in a State. Execution of a state entails propagating data along edges, governed by the rules defined below.

 $p_1 + size(d_1)$

Conflict Resolution

SC '19, November 17-22, 2019, Denver, CO, USA

Element Processing In each step, we take one element q (either a memlet or a node) of current, for which all input connectors have visible data, then: If q is a memlet (src, dst, subset, reindex, wcr), update vis[dst] to

wcr(reindex(subset(vis[src]))): $\begin{array}{c} q = memlet(src, dst, subset, reindex, wer), \\ (wie[src], \rho) \neq \emptyset, \\ (wer(reindex(subset(vii[src]))), \rho) \rightarrow [d_0, ..., d_H] \\ \hline (q, \rho) \rightarrow \rho[vis[dx] \mapsto [d_0, ..., d_H]] \end{array}$

If q is a data node, update its referenced memory for an input connector ci.

M[loc(id(q)), ..., loc(id(q)) + size(vis[q.data])] = vis[q.data]:q = data(id, dims, bt, transient), $\begin{array}{c} q = unint, u, unint, u, unint, u, (Y, u) \\ (\forall x, q, c_l \in current : vis[q, c_l], \rho) \neq \emptyset, \\ (\forall x, q, c_l \in current : vis[q, c_l], \rho) \rightarrow [d_0^i, d_1^i, ..., d_{k_l}^i]. \end{array}$ $\forall d_1^I : Ioc(Id(q)) + offi(d_1^I) = I_1^I$

 $(q, \rho) \rightarrow \rho[\forall i, k_I : M[l_I^I, ..., l_I^I + size(d_I^I)] = d_I^I]$ If q is a tasklet, generate a prologue that allocates local variables for all input connectors c_i of q, initialized to $vis[c_i]$ (P_1), as well as output connectors (P_2) . Generate an epilogue Ep which updates $\rho[vis[c_i] \mapsto v_i]$ for each output connector c_i of q with the contents of the appropriate variable (declared in P2). Execute the concatenation of (P1; P2; code; Ep;).

 $\begin{array}{l} q = tasklet(Cin, Cout, code),\\ (\forall x, q, e_{l} \in current: vis[q, e_{l}], \rho) \neq \emptyset,\\ (P_{1} = [\forall e_{l} \in Cin: type(e_{l})id(e_{l}) = vis[e_{l}]], \rho),\\ P_{2} = [\forall e_{l} \in Cout: type(e_{l})id(e_{l})],\\ (Ep = [\forall e_{l} \in Cout: kvis(e_{l}) = td(e_{l})], \rho), \end{array}$

If q is a **mapentry** node with range y = R (y is the identifier) and scope $o \subset V$: Remove o from current. Remove q and the corresponding map exit node from o. For each element in $r_i \in R$, replicate o, resolve any occurrence of y to ri, connect incoming connectors of q and p in state.

 $\begin{array}{l} q = mapentry(Cin, Cout, R), \\ \forall cin_{1}: wis[cin_{1}] \neq \emptyset, \\ o = wope(q), o^{2} = wope(q) \setminus \{q, mexil(q)\}, \\ NeuSyma = [cin_{1}: \overline{g}(cin_{1}, g)] \end{array}$

If q is a consume-entry node, defined by (range, cond, cin, cout), replace q with a mapentry and do the same for the corresponding consume exit node. Then we create a new SDFG new, which contains the contents of the original consume scope scope(q). new consists of one state s₀, and a single state transition to the same state with the condition cond, defined by (s0, s0, cond, []). Finally, we replace scope(q) in current with an invoke node for new and

> $\begin{array}{l} q = consume - entry(range, \ cond, \ cin, \ cout) \\ newsidfg = SDFO(ucops(q) \setminus \{q, \ cexit(q)\}, \ (s_0, \ s_0, \ cond, \ [])) \end{array}$ w = invoke(neucodfg) men = mapentry(range, cin, anut) marx = mapexit(cexit(q).cin, cexit(q).com $(q, \rho) \rightarrow \rho[current \mapsto (current \setminus q, cexit(q)) \cup \{iv, men, mex\}$

If q is a reduce node defined by the tuple (cin, cout, range), we create a mapentry node men with the same range, a mapexit node mex, and a tasklet o = i. We add these nodes to the node set of



hine elemer

graph abst

 $(q, \rho) \rightarrow \rho[$ current $\mapsto o' \cup [\forall r_i : reasym(copy(o'), r_i)],$ $\forall n_i \in NewSym : sum[n_i] \mapsto \forall is[cin_i]]$

data contai

reconnect the appropriate edges between the entry and exit nodes.





Bsize

Defines behavior during conflicting writes



States and and

Hierarchical Parallelism and Heterogeneity

Maps have schedules, arrays have storage locations





Hierarchical Parallelism and Heterogeneity

Maps have schedules, arrays have storage locations



//
<pre>#pragma omp parallel for</pre>
for (int i = 0; i < N; i += TN) {
<pre>vec<double, 4=""> tA[TN];</double,></pre>
<pre>Global2Stack_1D<double, 1="" 4,=""> (</double,></pre>
&A[i], min(N - i, TN), tA);
<pre>for (int ti = 0; ti < TN; ti += 1) {</pre>
<pre>vec<double, 4=""> in_A = tA[ti];</double,></pre>
<pre>auto out = (in_A * in_A);</pre>
<pre>tC[ti] = out;</pre>
}

and an a start of the



Hierarchical Parallelism and Heterogeneity





Hierarchical Parallelism and Heterogeneity



```
_global__ void multiplication_1(...) {
    int i = blockIdx.x * TN;
    int ti = threadIdx.y + 0;
    if (i+ti >= N) return;
```

all the second states that the

```
__shared__ vec<double, 2> tA[TN];
GlobalToShared1D<double, 2, TN, 1, 1, false>(gA, tA);
```

```
vec<double, 2> in_A = tA[ti];
auto out = (in_A * in_A);
tC[ti] = out;
```

}



Hardware Mapping: Load/Store Architectures

Recursive code generation (C++, CUDA)

Control flow: Construct detection and gotos

Parallelism

Multi-core CPU: OpenMP, atomics, and threads GPU: CUDA kernels and streams Connected components run concurrently

Memory and interaction with accelerators
 Array-array edges create intra-/inter-device copies

// ...
#pragma omp parallel for
for (int i = 0; i < N; i += TN) {
 vec<double, 4> tA[TN];
 Global2Stack_1D<double, 4, 1> (
 &A[i], min(N - i, TN), tA);

 for (int ti = 0; ti < TN; ti += 1) {
 vec<double, 4> in_A = tA[ti];
 auto out = (in_A * in_A);
 tC[ti] = out;
 }
}



Mapping to Reconfigurable Hardware

 Module generation with HDL and HLS Xilinx SDAccel
 Intel FPGA (experimental)

Parallelism

Exploiting **temporal** locality: pipelines Exploiting **spatial** locality: vectorization, replication

Replication

Enables parametric systolic array generation



The second service and





Data-centric Parallel Programming for Python

Programs are integrated within existing codes

In Python, integrated functions in existing code In MATLAB, separate .m files In TensorFlow, takes existing graph

In Python: Implicit and Explicit Dataflow
 Implicit: numpy syntax
 Explicit: Enforce memory access decoupling from computation

Output compatible with existing programs

C-compatible SO/DLL file with autogenerated include file

@dace.program
def program_numpy(A, B):
 B[:] = np.transpose(A)



Matrix Multiplication SDFG

```
@dace.map
def multiplication(i: _[0:M], j: _[0:N], k: _[0:K]):
    in_A << A[i,k]
    in_B << B[k,j]
    out >> tmp[i,j,k]
    out = in_A * in_B
dace.reduce(lambda a, b: a + b, tmp, C, axis=2)
```



A STATE AND A STATE OF A STATE OF



Matrix Multiplication SDFG

```
@dace.map
def multiplication(i: _[0:M], j: _[0:N], k: _[0:K]):
    in_A << A[i,k]
    in_B << B[k,j]
    out >> tmp[i,j,k]
    out = in_A * in_B
dace.reduce(lambda a, b: a + b, tmp, C, axis=2)
```



Carrie and and the second



MapReduceFusion Transformation



A Station of the second second



Programming Model Challenges



Indirect memory access



A CARLES AND A CARLES

Nested state machines



DIODE (or: Data-centric Integrated Optimization Development Environment)



the Party of the second second second



DIODE (or: Data-centric Integrated Optimization Development Environment)











A Character and





A Character and











SDFG



a substant and a substant



SDFG







The sectors



spcl.inf.ethz.ch



A REAL PROPERTY AND A REAL



Performance Evaluation: Fundamental Kernels (CPU)

Database Query: roughly 50% of a 67,108,864 column

Matrix Multiplication (MM): 2048x2048x2048

Histogram: 8192x8192

Jacobi stencil: 2048x2048 for T=1024

Sparse Matrix-Vector Multiplication (SpMV): 8192x8192 CSR matrix (nnz=33,554,432)





Performance Evaluation: Fundamental Kernels (GPU, FPGA)



and the second



GPU

FPGA



Performance Evaluation: Fundamental Kernels (GPU, FPGA)



and all the second

GPU

FPGA



Performance Evaluation: Polybench (CPU)

- Polyhedral benchmark with 30 applications
- Without any transformations, achieves 1.43x (geometric mean) over general-purpose compilers





Performance Evaluation: Polybench (GPU, FPGA)







FPGA

(1.12x geomean speedup)

GPU

The first full set of placed-and-routed Polybench

***SPCL

Case Study: Parallel Breadth-First Search

- Compared with Galois and Gluon
- Graphs:

Road maps: USA, OSM-Europe Social networks: Twitter, LiveJournal Synthetic: Kronecker Graphs





Contraction of the second



Conclusions



https://www.github.com/spcl/dace



pip install dace

**SPCL				y out in ETH zürich	
DaCe Overview					
Domain	Scientist	Performance Engineer		System	
Problem f $\frac{\partial u}{\partial t} - \alpha$	Formulation $ \nabla^2 u = 0 $		Transformed	Hardware Information Compiler	
Python	DSLs		Dataflow		
TensorFlow	MATLAB	Representation (SDFG)	Performance Results	CPU Binary GPU Binary	
Scientific	Frontend	Graph Transformations		FPGA Modules	









The second Part of





****** **erc**

This project has received funding from the European Research Council (ERC) under grant agreement "DAPP (PI: T. Hoefler)".