Transformations of High-Level Synthesis Codes for High-Performance Computing

Johannes de Fine Licht
definelicht@inf.ethz.ch
Maciej Besta
maciej.besta@inf.ethz.ch
Simon Meierhans
mesimon@ethz.ch
Torsten Hoefler
htor@inf.ethz.ch

ETH Zurich, Department of Computer Science

Abstract—Specialized hardware architectures promise a major step in performance and energy efficiency over the traditional load/store devices currently employed in large scale computing systems. The adoption of high-level synthesis (HLS) from languages such as C/C++ and OpenCL has greatly increased programmer productivity when designing for such platforms. While this has enabled a wider audience to target specialized hardware, the optimization principles known from traditional software design are no longer sufficient to implement high-performance codes, due to fundamentally distinct aspects of hardware design, such as programming for deep pipelines, distributed memory resources, and scalable routing. Fast and efficient codes for reconfigurable platforms are thus still challenging to design. To alleviate this, we present a set of optimizing transformations for HLS, targeting scalable and efficient architectures for high-performance computing (HPC) applications. Our work provides a toolbox for developers, where we systematically identify classes of transformations, the characteristics of their effect on the HLS code and the resulting hardware (e.g., increases data reuse or resource consumption), and the objectives that each transformation can target (e.g., resolve interface contention, or increase parallelism). We show how these can be used to efficiently exploit pipelining, on-chip distributed fast memory, and on-chip streaming dataflow, allowing for massively parallel architectures. To quantify the effect of our transformations, we use them to optimize a set of throughput-oriented FPGA kernels, demonstrating that our enhancements are sufficient to scale up parallelism within the hardware constraints. With the transformations covered, we hope to establish a common framework for performance engineers, compiler developers, and hardware developers, to tap into the performance potential offered by specialized hardware architectures using HLS.

1 INTRODUCTION

Since the end of Dennard scaling, when the power consumption of digital circuits stopped scaling with their size, compute devices have become increasingly limited by their power consumption [1]. In fact, shrinking the feature size even increases the loss in the metal layers of modern microchips. Today’s load/store architectures suffer mostly from the cost of data movement and addressing general purpose registers and cache [2]. Other approaches, such as dataflow architectures, have not been widely successful, due to the varying granularity of applications [3]. However, application-specific dataflow can be used to lay out fast memory, such as registers and on-chip RAM, to fit the specific structure of the computation, and thereby minimize data movement. Reconfigurable architectures, such as FPGAs, can be used to implement application-specific dataflow [4], [5], [6], but are hard to program [7], as traditional hardware design languages, such as VHDL or Verilog, do not benefit from the rich set of software engineering techniques that improve programmer productivity and code reliability. For these reasons, both hardware and software communities are embracing high-level synthesis (HLS) tools [8], [9], enabling hardware development using procedural languages. HLS bridges the gap between hardware and software development, and enables basic performance portability implemented in the compilation system. For example, HLS programmers do not have to worry how exactly a floating point operation, a bus protocol, or a DRAM controller is implemented on the target hardware. Numerous HLS systems [10], [11] synthesize hardware designs from C/C++ [12], [13], [14], [15], [16], [17], OpenCL [18], [19], [20] and other high-level languages [21], [22], [23], [24], [25]. HLS provides a viable path for software and hardware communities to meet and address each other’s concerns.

For many applications, compute performance is a primary goal, which is achieved through careful tuning by specialized performance engineers, who use well-understood optimizing transformations when targeting CPU and GPU architecture [26], [27]. For HLS, a comparable collection of guidelines and principles for code optimization is yet to be established. Optimizing codes for hardware is drastically different from optimizing codes for software. In fact, the optimization space is larger, as it contains most known software optimizations, in addition to HLS-specific transformations that let programmers manipulate the underlying hardware architecture. To make matters worse, the low clock frequency, lack of cache, and fine-grained configurability, means that naive HLS codes typically perform poorly compared to naive software codes, and must go through considerable optimization until the advantages of specialized hardware are sufficiently exploited. Thus, the established set of traditional transformations is insufficient as it does not consider aspects of optimized hardware design, such as pipelining and decentralized fast memory.

In this work, we define a set of key transformations that optimizing compilers or performance engineers can apply to improve the performance of hardware layouts generated from HLS codes. These transformations aim at laying out computational and fast memory resources into application-specific dataflow architectures, that efficiently uses the available spatially distributed resources on the target device. In addition to HLS-specific transformations, we discuss how code transformations known from traditional software optimization apply to HLS. We characterize and categorize transformations, allowing performance engineers to easily identify relevant ones for improving an HLS code,
1.2 Basics of Pipelining

Pipelining is the essence of efficient hardware architectures, as expensive instruction decoding and data movement between memory, caches and registers can be avoided, by sending data directly from one computational unit to the next. We quantify pipeline performance using two primary characteristics:

- **Latency (L):** the number of cycles it takes for an input to propagate through the pipeline and arrive at the exit, i.e., the number of **pipeline stages**. For a directed acyclic graph of dependencies between computations, this corresponds to the **critical path** of the graph.
- **Initiation interval or gap (I):** the number of cycles that must pass before a new input can be accepted to the pipeline. A perfect pipeline has \( I=1 \) cycle, as this is required to keep all pipeline stages busy. Consequently, the initiation interval can often be considered the inverse **throughput** of the pipeline; e.g., \( I=2 \) cycles implies that the pipeline stalls every second cycle, reducing the throughput of all pipelines stages by a factor of \( \frac{1}{2} \).

To quantify the importance of pipelining, we consider the number of cycles \( C \) it takes to execute a pipeline with latency \( L \) (both in [cycles]), taking \( N \) inputs, with an initiation interval of \( I \) [cycles]. Assuming a reliable producer and consumer at either end, we have:

\[
C = L + I \cdot (N - 1) \text{ [cycles]},
\]

This is shown in Fig. 1. The time to execute all \( N \) iterations with clock rate \( f \) [cycles/s] of this pipeline is thus \( C/f \).

![Pipeline characteristics](image)

For two pipelines in sequence that both consume and produce \( N \) elements, the latency is additive, while the initiation interval is decided by the “slowest” actor:

\[
C_0 + C_1 = (L_0 + L_1) + \max(I_0, I_1) \cdot (N - 1)
\]

When \( I_0 = I_1 \) this corresponds to a single, deeper pipeline. For large \( N \), the latencies are negligible, so a deeper pipeline increases pipeline parallelism by adding more computations, **without increasing the runtime**. We are thus interesting building deep, perfect pipelines to maximize performance.

1.3 Optimization Goal

We organize the remainder of this paper according to three overarching optimization goals, corresponding to the three categories marked in Tab. 1:

- **Enable pipelining** (Sec. 2): For compute bound codes, achieve \( I=1 \) cycle for all essential compute components, to ensure that all pipelines run at maximum throughput. For memory bound codes, guarantee that memory is always consumed at line rate.
- **Scaling/folding** (Sec. 3): Fold the total number of iterations \( N \) by scaling up the parallelism of the design to consume more elements per cycle, thus cutting the total number of cycles required to execute the program.
2 Pipeline-Enabling Transformations

As a crucial first step for any HLS code, we cover detecting and resolving issues that prevent pipelining of computations. When analyzing a basic block of a program, the HLS tool determines the dependencies between computations, and pipelines operations accordingly to achieve the target initiation interval. There are two classes of problems that hinder pipelineing of a given loop:

1) **Loop-carried dependencies** (inter-iteration): an iteration of a pipelined loop depends on a result produced by a previous iteration, which takes multiple cycles to complete (i.e., has multiple internal pipeline stages). If the latency of the operations producing this result is L, the minimum initiation interval of the pipeline will be L. This is a common scenario when accumulating into a single register (see Fig. 2), in cases where the accumulation operation takes L_{acc}>1 cycles.

2) **Interface contention** (intra-iteration): a hardware resource with limited ports is accessed multiple times in the same iteration of the loop. This could be a FIFO queue or RAM that only allows a single read and write per cycle, or an interface to external memory, which only supports sending/serving one request per cycle.

For each of the following transformations, we will give examples of programs exhibiting properties that prevent them from being pipelined, and how the transformation can resolve this. All examples use C++ syntax, which allows classes (e.g., “FIFO” buffer objects) and templating. We perform pipelining and unrolling using pragma directives, where loop-oriented pragmas always refer to the following loop/scope, which is the convention used by Intel/Altera HLS tools (as opposed to applying to current scope, which is the convention for Xilinx HLS tools).

### 2.1 Accumulation Interleaving

For multi-dimensional iteration spaces, loop-carried dependencies are often be resolved by reordering and/or inter-leaving nested loops, keeping state for multiple concurrent accumulations. We distinguish between four approaches to interleaving accumulation, covered below.

#### 2.1.1 Full Transposition

When a loop-carried dependency is encountered in a loop nest, it can be beneficial to reorder the loops, thereby fully transposing the iteration space. This typically also has a significant impact on the program’s memory access pattern, which can benefit/impair the program beyond resolving a loop-carried dependency.

Consider the matrix multiplication code in Lst. 1a, computing \( C = A \cdot B + C \), with matrix dimensions \( N, K, \) and \( M \). The inner loop \( k \in K \) accumulates into a temporary register, which is written back to \( C \) at the end of each iteration \( m \in M \). The multiplication of elements of \( A \) and \( B \) can be pipelined, but the addition on line 6 requires the result of the addition in the previous iteration of the loop. This is a loop-carried dependency, and results in an initiation interval of \( L_+ \), where \( L_+ \) is the latency of a 64 bit floating point addition (for integers \( L_{+,int}=1 \) cycle, and the loop can be pipelined without further modifications). To avoid this, we can transpose the iteration space, swapping the \( K \)-loop with the \( M \)-loop, with the following consequences:

- Rather than a single register, we now require an accumulation buffer of depth \( M \) and width 1 (line 2).
- The loop-carried dependency is resolved: each location is only updated every \( M \) cycles (with \( M \geq L_+ \) in Fig. 3).
- \( A, B, \) and \( C \) are all read in a contiguous fashion, achieving perfect spatial locality (we assume row-major memory layout. For column-major we would interchange the \( K \)-loop and \( N \)-loop).
- Each element of \( A \) is read exactly once.

The modified code is shown in Lst. 1b. We leave the accumulation buffer defined on line 2 uninitialized, and implicitly reset it on line 8, avoiding \( M \) extra cycles to reset (this is a form of pipelined loop fusion, covered in Sec. 2.4).

#### 2.1.2 Tiled Accumulation Interleaving

For accumulations done in a nested loop, it can be sufficient to interleave across a tile of an outer loop to resolve a...
loop-carried dependency, using a limited size buffer to store intermediate results.

This is shown in Lst. 1c, for the transposed matrix multiplication example from Lst. 1b, where the accumulation array has been reduced to tiles of size $T$ (which should be $\geq L_c$, see Fig. 3), by adding an additional inner loop over the tile, and cutting the outer loop by a factor of $B$.

### 2.1.3 Single-Loop Accumulation Interleaving

If no outer loop is present, we have to perform the accumulation in two separate stages, at the cost of extra resources. For the first stage, we perform a transformation similar to the nested accumulation interleaving, but stripmine the inner (and only) loop into blocks of size $K \geq L_{acc}$, accumulating partial results into a buffer of size $K$. Once all incoming values have been accumulated into the partial result buffers, the second phase collapses the partial results into the final output. This is shown in Lst. 2.

### 2.1.4 Cross-Input Accumulation Interleaving

For algorithms with loop-carried dependencies that cannot be solved by either method above (e.g., due to a non-commutative accumulation operator), we can still pipeline the design by interleaving multiple inputs to the algorithm. This procedure is similar to Sec. 2.1.2, but only applies to programs where it’s relevant to compute the function for multiple inputs, and requires altering the interface of the program to accept multiple elements that can be interleaved.

The code in Lst. 3a shows an iterative solver code with an intrinsic loop-carried dependency on state, with a minimum initiation interval corresponding to the latency $L_{step}$ of the (inlined) function Step. There are no loops to interchange, and we cannot change the order of loop iterations. While there is no way to improve the latency of producing a single result, we can improve the overall throughput by a factor of $L_{step}$ by pipelining across $N \geq L_{step}$ different inputs (e.g., overlap solving for different starting conditions). This effectively corresponds to injecting another input loop over inputs, then performing transposition or nested accumulation interleaving with the inner loop. The result of this transformation is shown in Lst. 3b, for a variable number of interleaved inputs $N$.

### 2.2 Delay Buffering

When iterating over regular domains in a pipelined fashion, it is often sufficient to express buffering using constant offset delay buffers, also known from the Intel ecosystem as shift registers. These buffers adhere to FIFO semantics, with the additional constraint that elements can only be popped once they have fully traversed the depth of the buffer (or when they pass compile-time fixed access points, called “taps”, in Intel OpenCL). Despite the “shift register” name, these buffers do not need to be implemented in registers, and are frequently implemented in on-chip RAM for large depth requirements.

A common set of applications that adhere to the delay buffer pattern are stencil applications such as partial differential equation solvers [28], [29], [30], image processing pipelines [31], [32], and convolutions in deep neural networks [33], [34], all of which are typically traversed using a sliding window buffer, implemented in terms of multiple delay buffers (or, in Intel terminology, a shift register with multiple taps). These applications have been shown to be a good fit to FPGA architectures [35], [36], [37], [38], [39], [40], [41], as FIFO buffering is cheap to implement in hardware, either as shift registers in general purpose logic or RAM blocks configured as FIFOS.

Lst. 4 shows two ways of applying delay buffering to a sliding window stencil code, namely a 4-point stencil in 2D.
which updates each point on a 2D grid to the average of its north, west, east and south neighbors. To achieve perfect data reuse, we buffer every element read in sequential order from memory until it has been used for the last time, which is after processing two rows, when the same value has been used as all four neighbors.

In Lst. 4a we use FIFOs to implement the delay buffering pattern, instantiated on lines 1-2. We only read the south element from memory each iteration (line 8), which we store in the central delay buffer (line 12). This element is then reused after M cycles (i.e., delayed for M cycles), when it is used as the east value (line 10), shifted in registers for two cycles until it is used as the west value (line 13), after which it is pushed to the north buffer (line 12), and reused for the last time after M cycles on line 9.

Lst. 4b demonstrates the shift register pattern used to express the stencil buffering scheme, which is supported by the Intel OpenCL toolflow. Rather than creating each individual delay buffer required to propagate values, a single array is used, which is “shifted” every cycle using unrolling (line 13). The compute elements access elements of this array directly using constant indices, relying on the tool to infer the partitioning into individual buffers (akin to loop idiom recognition [26]) that we did explicitly in Lst. 4a. The implicit nature of this pattern requires the tool to specifically support it. For more detail on buffering stencil codes we refer to other works on the subject [42], [37]. The buffering circuit is illustrated in Fig. 4.

Opportunities for delay buffering often arise naturally in pipelined programs. If we consider the transposed matrix multiplication code in Lst. 1b, we notice that the read from acc on line 8 and the write on line 9 are both sequential, and cyclical with a period of P cycles. We could therefore use the shift register abstraction for this array, or replace it with an explicit FIFO buffer. The same is true for the accumulation code in Lst. 3b.

2.3 Random Access Buffering

When a program unavoidably needs to perform random accesses, we can buffer data in on-chip memory and perform fast random access there. If implemented with a general purpose replacement strategy, this emulates a CPU-style cache, but to benefit from the customizability of the FPGA architecture, it is usually more desirable to specialize the buffering strategy to the target application. Often off-chip memory accesses can be kept contiguous by loading and storing data in stages (i.e., tiles), performing random accesses exclusively to on-chip memory.

Lst. 6 outlines a histogram implementation that uses an on-chip buffer (line 1) to perform fast random accesses reads and writes (line 5) to the bins computed from incoming data, illustrated in Fig. 6. Note that the random access results in a loop-carried dependency on histogram, as there is a potential for subsequent iterations to read and write the same bin. This can be solved with one of the interleaving techniques described in Sec. 2.1, by maintaining multiple partial result buffers.

2.4 Pipelined Loop Fusion

When two pipelined loops appear sequentially, we can fuse them into a single pipeline, while using loop guards to enforce any dependencies that might exist between them. This transformation is closely related to loop fusion [43] from software optimization.

For two consecutive loops with latencies/bounds/initiation intervals \( \{L_0, N_0, I_0\} \) and \( \{L_1, N_1, I_1\} \) (Lst. 5a), respectively, the total runtime according to Eq. 1 is \( L_0 + I_0(N_0-1) + (L_1 + I_1(N_1-1)) \). Depending on which condition(s) are met, we can distinguish between three levels of pipelined loop fusion, with increasing performance benefits:

1) \( I=I_0=I_1 \) (true in the majority of cases): Loops are fused by summing the loop bounds, and loop guards are used to sequentialize them within the same pipeline (Lst. 5b).
2) Condition 1 is met, and only fine-grained or no dependencies exist between the two loops: Loops are fused by iterating to the maximum loop bound, and loop guards are placed as necessary to protect each section (Lst. 5c).
3) Conditions 1 and 2 are met, and \( N=N_0=N_1 \) (same loop bounds): Loops bodies are trivially fused (Lst. 5c, but with no loop guards necessary).

An alternative way of performing pipeline fusion is to instantiate each stage as a separate processing element, and stream fine-grained dependencies between them (Sec. 3.3).

2.5 Pipelined Loop Flattening/Coalescing

To minimize the number of cycles spent in filling/drain pipelines (where the circuit is not streaming at full throughput), we can flatten nested loops to move the fill/drain phases to the outermost loop, fusing/absorbing code that is not in the innermost loop if necessary.

Lst. 7a shows a code with two nested loops, and gives the total number of cycles required to execute the program.
The latency of the drain phase of the inner loop and the latency of Code1 outside the inner loop must be paid at every iteration of the outer loop. If $N_0 \gg L_0$, the cycle count becomes just $L_1 + N_0 N_1 - 1$, but for applications where $N_0$ is comparable to $L_0$, even if $N_1$ is large, this means that the drain of the inner pipeline can significantly impact performance. By coalescing the two loops into a single loop (shown in Lst. 7b), the next iteration of the outer loop can be executed immediately after the previous finishes.

To perform the transformation in Lst. 7, we had to absorb Code1 into the coalesced loop, adding a guard loop (line 4 in Lst. 7b), corresponding to pipelined loop fusion (§2.4), where the second pipelined “loop” consists of a single iteration. This contrasts the loop peeling transformation, which is used by CPU compilers to regularize loops to avoid branch mispredictions and increasing amenability to vectorization. While loop peeling can also be beneficial in hardware, e.g., to avoid deep conditional logic in a pipeline, small inner loops can see a significant performance improvement by eliminating the draining phase.

To avoid the modulo in the loop guard, we can often perform strength reduction, e.g., for values of $N_0$ that are a power of two, reducing the modulo to a binary AND. In hardware, using ilp inlining can also be beneficial in certain situations, e.g., to avoid deep conditional logic in a pipeline, small inner loops can see a significant performance improvement by eliminating the draining phase.

In the general case, we can re-introduce the individual loop variables manually. An example of this is given in Sec. 2.7.

\[
\begin{align*}
\text{Lst. 8a:} & \quad \text{Flattening conditional logic can reduces the critical path of the circuit.} \\
1 & \text{#pragma PIPELINE} \\
2 & \text{for (int \ ij = 0; ij < N0*N1; ++ij) \{} \\
3 & \text{Code0(ij / N0, ij % N0);} \\
4 & \text{Code1(ij);} \\
5 & \text{\}}
\end{align*}
\]

3 Scalability Transformations

Parallelism in HLS revolves around the folding of loops, achieved through unrolling. In Sec. 2.1 and 2.1, we used strip-mining and reordering to avoid loop-carried dependencies by changing the schedule of computations in the pipelined loop nest. In this section, we similarly strip-mine and reorder loops, but with additional unrolling of the strip-mined chunks. Pipelined loops constitute the iteration space; the size of which determines the number of cycles it takes to execute the program. Unrolled loops, in a pipelined program, correspond to the degree of parallelism in the architecture, as every expression in an unrolled statement is required to exist as hardware. Parallelizing a code thus means turning sequential/pipelined loops fully or partially into parallel/unrolled loops. This corresponds to folding the sequential iteration space, as the number of cycles taken to execute the program are effectively reduced by the inverse of the unrolling factor.

3.1 Vectorization

We implement SIMD parallelism with HLS by partially unrolling loop nests in pipelined sections or introducing vector types, folding the sequential iteration space accordingly. This is the most straightforward way of adding parallelism, as it can be often applied directly to the inner loop without further reordering or drastic changes to the loops.

\[
\begin{align*}
\text{Lst. 9:} & \quad \text{Two variants of vectorization using loop unrolling.} \\
1 & \text{#pragma UNROLL W} \\
2 & \text{for (int \ i = 0; i < N / W; ++i) \{} \\
3 & \text{\}} \\
4 & \text{\}}
\end{align*}
\]
Lst. 9 shows two functionally equivalent ways of vectorizing a loop over $N$ elements by a factor of $W$. Lst. 9a strip-mines a loop into chunks of the vector size and unrolls the chunk, while Lst. 9b uses partial unrolling by specifying the unroll factor in the pragma directive. As a third option, explicit vector types can be used, such as the ones built into OpenCL (e.g., float4 or int16), which then replicate registers and compute logic by the specified factor, but with less flexibility in choosing the vector type and length.

The vectorization factor $W$ [operand/cycle] is constrained by the bandwidth $B$ [Byte/s] available to the compute logic (e.g., from off-chip memory), according to $W_{max} = \frac{B}{fs}$, where $f$ [cycle/s] is the clock frequency of the vectorized logic, and $S$ [Byte/operand] is the operand size in bytes. While vectorization is a straightforward way of parallelization, it is bottlenecked by available bandwidth, and is thus usually not sufficient to achieve high logic utilization on large chips, where the available memory bandwidth is low compared to the available amount of compute logic. Furthermore, because the energy cost of I/O is orders of magnitude higher than moving data on the chip, it is desirable to exploit on-chip memory and pipeline parallelism instead (this follows in Sec. 3.2 and 3.3).

![Figure 5](image.png)

(a) Single adder. (b) Vectorization. (c) Replication. (d) Streaming dataflow.

Fig. 5: Vectorization, replication, and dataflow as means to increase parallelism. Rectangles represent buffer space, such as registers or on-chip RAM.

### 3.2 Replication

We can achieve scalable parallelism in HLS without relying on external memory bandwidth by exploiting data reuse, distributing input elements to multiple computational units replicated through unrolling. This is the most potent source of parallelism on hardware architectures, as it can conceptually scale indefinitely with available silicon when enough local reuse is possible. Viewed from the paradigm of cached architectures, the opportunity for this transformation arises from temporal locality in loops. Replication draws on bandwidth from on-chip fast memory by storing more elements temporally, combining them with new data streamed in from external memory to increase parallelism, allowing more computational units to run in parallel at the expense of buffer space. This is distinct from vectorization, which requires us to widen the data path that passes through the processing elements (compare Fig. 5b and 5c).

When attempting to parallelize a new algorithm, identifying a source of temporal parallelism to feed replication is essential to whether an architecture will scale. Programmers should consider this carefully before designing the hardware architecture. From a reference software code, the programmer can identify scenarios where reuse occurs, then extract and explicitly express the temporal access pattern in hardware, using a constant distance [§2.2] or random-access [§2.3] buffering scheme. Then, if additional reuse is possible, replicate the circuit to scale up performance.

As an example, we return to the matrix multiplication code from Lst. 1c. In Sec. 2.1.2, we saw that strip-mining

```
1 for (int m = 0; m < N / P; ++m) {
2 for (int n = 0; n < N / P; ++n) { // Folded by replication factor P
3 double acc[i][j]; // Is now 2D
4 // ...initialize acc from C...
5 for (int k = 0; k < K; ++k) {
6 double a_buffer[P]; // Buffer multiple elements to combine with
7 #pragma PIPELINE // incoming values of B in parallel
8 for (int p = 0; p < P; ++p)
9 a_buffer[p] = A[m*p] + B[k*n];
10 #pragma PIPELINE
11 for (int t = 0; t < T; ++t) // Stream B
12 #pragma UNROLL // P-fold replication
13 for (int p = 0; p < P; ++p)
14 acc[i][j] += a_buffer[p] * B[k*n*T+t];
15 } /* ...write back 2D tile of C... */
```

Listing 10: $P$-fold replication of compute units for matrix multiplication.

and reordering loops allowed us to move reads from matrix $A$ out of the inner loop, re-using the loaded value across $T$ different entries of matrix $B$ streamed in while keeping the element of $A$ in a register. Since every loaded value of $B$ eventually needs to be combined with all $N$ rows of $A$, we realize that we can perform more computations in parallel by keeping multiple values of $A$ in local registers. The result of this transformation is shown in Lst. 10. By buffering $P$ elements (where $P$ was 1 in Lst. 1c) of $A$ prior to streaming in the tile of $B$-matrix (lines 8-9), we can fold the outer loop over rows by a factor of $P$, using unrolling to multiply the amount of compute (as well as buffer space required for the partial sums), by a factor of $P$ (lines 12-14).

### 3.3 Streaming Dataflow

For complex codes it is common to partition functionality into multiple modules, or processing elements (PEs), streaming data between them through explicit interfaces. In contrast to conventional pipelining, PEs arranged in a streaming dataflow architecture are scheduled separately when synthesized by the HLS tool. There are multiple benefits to this:

- **Different functionality runs at different schedules.** For example, issuing memory requests, servicing memory requests, and receiving requested memory can all require different pipelines, state machines, and even clock rates.
- **Smaller components are more modular**, making them easier to reuse, debug and verify.
- **The effort required by the HLS tool to schedule code sections increases dramatically with the number of operations that need to be considered for the dependency and pipelining analysis.** Scheduling logic in smaller chunks is thus beneficial for compilation time.
- **Large fanout/fanin** is challenging to route on real hardware, (i.e., 1-to-$N$ or $N$-to-1 connections for large $N$). This is mitigated by partitioning components into smaller subparts and adding more pipeline stages.
- **It is cheaper to stall and reset** smaller PEs, as the signal has to propagate to less logic in a single cycle.

To move data between PEs, communication channels with a handshake mechanism are used. These channels double as synchronization points, as they imply a consensus on the program state. In practice, channels are (with the exception of I/O) always FIFO interfaces, and support standard queue operations `Push`, `Pop`, and sometimes `Empty`, `Full`, and `Size` operations. They thus occupy the same shift register or memory block resources as other buffers (see Sec. 2.2).
Loop tiling in HLS is commonly used to fold large problem sizes into manageable chunks that fit into fast on-chip memory, in an already pipelined program. Rather than making the program faster, this lets the already fast architecture support arbitrarily large problem sizes, in contrast to loop tiling on CPU and GPU, where tiling is used to increase performance. Common for both paradigms is that they ultimately aim to meet fast memory constraints. As with vectorization and replication, tiling relies on strip-mining loops to alter the iteration space.

Tiling was already shown in Sec. 2.1.2, when the accumulation buffer in Lst. 1b was reduced to a tile buffer in Lst. 1c, such that the required buffer space used for partial results became a constant, rather than being dependent on the input size. This transformation is also relevant to the stencil codes in Lst. 4, where it can be used similarly to restrict the size of the FIFOs or shift register.

### 4 Memory Access Transformations

When an HLS design has been pipelined, scheduled, and unrolled as desired, the memory access pattern has been established. In the following, we describe transformations to optimize the efficiency of off-chip memory accesses in the HLS code. For bound memory codes, this is crucial for performance after the design has been pipelined.

#### 4.1 Memory Access Extraction

By extracting accesses to external memory from the computational logic, we enable compute and memory accesses to be pipelined and optimized separately. Accessing the same interface multiple times within the same pipelined section is a common cause for poor memory bandwidth utilization and increased initiation interval due to interface contention, since the interface can only service a single request per cycle. In the Intel OpenCL flow, memory extraction is done automatically by the tool, but since this process must be conservative due to limited information, it is often still beneficial to do the extraction explicitly in the code. In many cases, such as for independent reads, this is not an intrinsic memory bandwidth or latency constraint, but arises from the tool scheduling iterations according to program order. This can be relaxed when allowed by inter-iteration dependencies (which can in many cases be determined automatically, e.g., using polyhedral analysis [47]).

In Lst. 12a, the same memory (i.e., hardware memory interface) is accessed twice in the inner loop. In the worst case, the program will issue two 4 Byte memory requests every iteration, resulting in poor memory performance, and preventing pipelining of the loop. In software, this problem would be mitigated by the cache, which almost always fetches at least one cache line. If we instead read the two sections of A sequentially (or in chunks), the HLS tool can infer two bursts accesses to A of length N/2, shown in Lst. 12c. Since the schedules of memory and computational modules are independent, ReadA can run ahead of PE, ensuring that memory is always read at the maximum bandwidth of the interface (Sec. 4.2 and Sec. 4.3 will cover how to increase this bandwidth). From the point of view of the computational PE, both A0 and A1 are read in parallel, as shown on line 5 in Lst. 12b, hiding initialization time and inconsistent memory producers in the synchronization implied by the data streams.

```c
void PE(FIFO<float> &in, FIFO<float> &out) {
    // ...initialization...
    for (int t = 0; t < T / P; ++t) {
        #pragma PIPELINE
        for (*/ loops over spatial dimensions */) {
            auto south = in.Pop(); // From t-1
            // ...load values from buffers...
            auto next = 0.25*(north + west + east + south); 
            out.Push(next); } // To t+1
        }
    }
}

1
void StreamStencil(const float in[], float out[]) {
    #pragma PIPELINE DATAFLOW
    for (int p = 0; p < P; ++p) {
        FIFO<float> pipes[P];
        ReadMemory(in, pipes[0]); // Head
        #pragma UNROLL // Replicate PEs
        for (int p = 0; p < P; ++p) {
            auto south = in.Pop(); // From t-1
            PE(pipes[p], pipes[p+1]);
            WriteMemory(pipes[P], out); } // Tail
        }
    }
}
```

Listing 11: Streaming between replicated PEs to compute P timesteps in parallel.

The mapping from source code to PEs differs between HLS tools, but is manifested when functions are connected using channels. In the following, we will use the syntax from Xilinx Vivado HLS to instantiate PEs, where each non-inlined function correspond to a PE, and these are connected by channels that are passed as arguments to the functions from a top-level entry function. In Intel OpenCL, the same semantics are instead expressed with multiple kernel functions each defining a PE, which are connected by global channel objects prefixed with the channel keyword.

To see how streaming can be an important tool to express scalable hardware, we apply it in conjunction with replication (Sec. 3.2) to implement an iterative version of the stencil example from Lst. 4. Unlike the matrix multiplication code, the stencil code has no scalable source of parallelism in the spatial dimension. Instead, we can achieve reuse by folding the outer time-loop to treat consecutive timesteps in a pipeline parallel fashion, each computed by distinct PEs connected via channels [35], [44]. We replace the memory interfaces to the PE with channels, such that the memory read and write become Pop and Push operations, respectively. The resulting code is shown in Lst. 11a. We then use unrolling to make P replications of the PE (shown in Lst. 11b), effectively increasing the throughput of the kernel by a factor of P, and consequently the runtime by folding the outermost loop by a factor of P (line 3 in Lst. 11a). Such architectures are sometimes referred to as systolic arrays [45], [46].

For architectures/HLS tools where large fanout is an issue for compilation or routing, streaming dataflow can be applied to an already replicated design. For example, in the matrix multiplication example in Lst. 10, we can move the P-fold unroll outside of the inner loop, and replicate the entire PE instead, replacing reads and writes with channel accesses. B is then streamed into the first PE, and passed downstream every cycle. A and C should no longer be accessed by every PE, but rather be handed downstream similar to B, requiring a careful implementation of the start and drain phases, where the behavior of each PE will vary slightly according to its depth in the sequence.
An important use case of memory extraction appears in the stencil code in Lst. 11, where it is necessary to separate the memory accesses such that the PEs are agnostic of whether data is produced/consumed by a neighboring PE or by a memory module. Memory access extraction is also useful for performing data layout transformations in fast on-chip memory. For example, we can change the schedule of reads from \( A \) in Lst. 10 to a more efficient scheme by buffering values in on-chip memory, while streaming them to the kernel according to the original schedule.

### 4.2 Memory Oversubscription

When dealing with memory interfaces with nondeterministic performance such as DRAM, it can be beneficial to request accesses earlier, and at a more aggressive pace than what is consumed or produced by the computational elements. This can be done by reading ahead into a deep buffer instantiated between memory and computations, by either 1) accessing wider vectors from memory than required by the kernel, narrowing or widening data paths (aka. “gearboxing”) when piping to and from computational elements, respectively, or 2) increasing the clock rate of modules accessing memory with respect to the computational elements.

The memory access function Lst. 12c allows long bursts to the interface of \( A \), but receives the data on a narrow bus at \( W \cdot S_{\text{tot}} = (1 \cdot 4) \) Byte/cycle. In general, this limits the bandwidth consumption to \( f \cdot W S_{\text{tot}} \) at frequency \( f \), which is likely to be less than what the external memory can provide. To better exploit the bandwidth, we can either read wider vectors (increase \( W \)) or clock the circuit at a higher rate (increase \( f \)).

### 4.3 Memory Stripping

When multiple memory banks with dedicated channels (e.g., multiple DRAM modules) are available, the bandwidth at which a single array is accessed can be increased by a factor corresponding to the number of available interfaces by striping it across memory banks. This optimization is employed by most CPUs transparently by striping across multi-channel memory, and is commonly known from RAID 0 configuration of disks.

We can perform striping explicitly in HLS by inserting modules that join or split data streams from two or more memory interfaces. Reading can be implemented with two or more asynchronous memory modules requesting memory from a mapped interface, then pushing to FIFO buffers that are read in parallel and combined by a third module, or vice versa for writing, exposing a single data stream to the computational kernel. This is illustrated in Fig. 6, where the unlabeled dark boxes in Fig. 6b represent PEs reading and combining data from the different DRAM modules.

The Intel OpenCL compiler can in some cases perform this optimization automatically.

4.4 Type Demotion

We can reduce resource and energy consumption, bandwidth requirements, and operation latency by demoting data types to less expensive alternatives that still meet precision requirements. This can lead to significant improvements on architectures that are specialized for certain types, and perform poorly on others. On traditional FPGAs there is limited native support for floating point units. Since integer/fixed point and floating point computations on these architectures compete for the same reconfigurable logic, using a data type with lower resource requirements increases the total number of arithmetic operations that can potentially be instantiated on the device. The largest benefits of type demotion are seen in the following scenarios:

- Compute bound architectures where the data type can be changed to a type that occupies less of the same resources (e.g., from 64 bit integers to 48 bit integers).
- Compute bound architectures where the data type can be moved to a type that is natively supported by the target architecture, such as single precision floating point on Intel’s Arria 10 and Stratix 10 devices [48].
- Bandwidth bound architectures, where performance can be improved by up to the same factor that the size of the data type can be reduced by.
- Latency bound architectures where the data type can be reduced to a lower latency operation, e.g., from floating point to integer.

In the most extreme case, it has been shown that collapsing the data type of weights and activations in deep neural networks to binary [49], [50], [33] can provide sufficient speedup for inference that the loss of precision can be made up for with the increase in number of weights.
5 **Software Transformations in HLS**

In addition to the transformations described in the sections above, we include a comprehensive overview of well-known CPU-oriented transformations and how they apply to HLS, based on the compiler transformations compiled by Bacon et al. [26]. These transformations are included in Tab. 2, and are partitioned into three categories:

- Transformations directly relevant to the HLS transformations already presented here.
- Transformations that are the same or similar to their software counterparts.
- Transformations with little or no relevance to HLS.

It is interesting to note that the majority of well-known transformations from software apply to HLS. This implies that we can leverage much of decades of research into high-performance computing transformations to also optimize hardware programs, including many that can be applied directly (i.e., without further adaptation to HLS) to the imperative source code or intermediate representation before synthesizing for hardware. We stress the importance of support for these pre-hardware generation transformations in HLS compilers, as they lay the foundation for the hardware-specific transformations proposed here.

6 **Application Examples**

To show the effects of the toolbox of transformations presented in this work, we will apply them to a set of computational kernels. These kernels are written in C++ for the Xilinx Vivado HLS [66], [12] tool. We target the TUL KU115 board, which houses a Xilinx Kintex UltraScale XCKU115-2FLVB2104E FPGA and four 2400 MT/s DDR4 banks (we only use two banks for these experiments). The chip consists of two almost identical chiplets with limited interconnect between them, where each die is connected to two of the DDR4 pinouts. This multi-die design allows more resources (2×331.680 LUTs and 2×2760 DSPs for the TUL KU115), but poses challenges for the routing process, which impedes the achievable clock rate and resource utilization for a monolithic kernel attempting to span the full chip. To interface with the host computer we use version 4.0 of the board firmware provided with the SDx 2017.2 [20] Development Environment, which provides the shell (e.g., DDR and PCIe controllers), and allows access to device memory and execution of the kernel through an OpenCL interface on the host side (this interface is compatible with kernels written in C++). For each example, we will describe the sequence of transformations applied, and give the resulting performance at each major stage. All results are included in Fig. 7.

6.1 **Stencil Code**

Stencil codes are a popular target for FPGA acceleration in HPC, due to their regular access pattern, intuitive buffering scheme, and potential for creating large systolic array designs. We implement a 4-point 2D stencil based on Lst. 4. Benchmarks are shown in Fig. 7, and use single precision floating point, and iterate over a 8192×8192 domain. We first measure a naive implementation with all explicit memory accesses, which results in no data reuse and heavy interface contention on the input array, then apply the following optimization steps:

1) Delay buffers [§2.2] are added to store two rows of the domain (see Lst. 4a), removing interface contention on the memory bus and achieving perfect spatial data reuse.
2) We exploit spatial locality by introducing vectorization [§3.1]. To efficiently use memory bandwidth, we use memory extraction [§4.1], oversubscription [§4.2], and stripping [§4.3] from two DDR banks.
3) To exploit temporal locality, we replicate the vectorized PE [§3.2] and stream [§3.3] between them (Lst. 11). The domain is tiled [§3.4] to limit fast memory usage.

Enabling pipelining with delay buffers allows the kernel to throughput ~1 cell per cycle. Improving the memory performance to add vectorization (using W = 8 operands/cycle for the kernel) exploits spatial locality through additional bandwidth usage. The replication and streaming step scales the design to exploit available hardware resources on the chip, until limited by placement and routing.
6.2 Matrix Multiplication Code

We implement a scalable single precision matrix multiplication kernel using the transformations presented here. Benchmark for 8192×8192 matrices across stages of optimization are shown in Fig. 7. Starting from a naive implementation (List. 1a), we perform the following optimization stages:

1) We transpose the iteration space [§2.1.1], removing the loop-carried dependency on the accumulation register, and extract the memory accesses [§4.1], vastly improving spatial locality. The buffering, streaming and writing phases [§2.4] are fused, allowing us to coalesce the three nested loops [§2.5].

2) In order to increase spatial parallelism, we vectorize accesses to B and C [§3.1].

3) To scale up the design, we replicate by buffering multiple values of A and applying them streamed in values of B in parallel [§3.2]. To avoid the issue of high fanout, we partition each buffered element of A into processing elements [§3.3], arranged in a systolic array architecture. Finally, the horizontal domain is tiled to accommodate arbitrarily large matrices with finite buffer space.

Allowing pipelining and regularizing the memory access pattern brings a dramatic improvement of 40×, through-putting ~1 cell per cycle. Vectorization multiplies the performance by W, set to 8 in the benchmarked kernel. The performance of the replicated and streaming kernel is only limited by placement and routing due to high resource usage on the chip.

6.3 N-Body Code

Finally, we optimize an N-body code in 3 dimensions, using single precision floating point types and iterate over 16,128 bodies. Since Vivado HLS does not allow memory accesses of a width that is not a power of two, memory extraction was included in the first stage, to support 3-vectors of velocity. We performed the following transformations:

1) We extract the memory accesses [§4.1] and read wide 512-bit vectors [§4.2], converting these into the appropriate vector sizes (96 bit for velocities, 128 bit for combined position and mass).

2) The loop-carried dependency on the acceleration accumulation is solved by applying tiled accumulation interleaving [§2.1.2], pipelining across L different resident particles.

3) To scale up the performance, we further multiply the number of resident particles, this time replicating [§3.2] compute through unrolling of an outer loop into P parallel processing element arranged in a systolic array architecture. Each element holds L resident particles, and interacting particles are streamed [§3.3] through the PEs. The second stage gains a factor of 7× corresponding to the latency of the interleaved accumulation, then by a factor of 39× from replicated units across the chip.

These examples demonstrate the impact of different transformations on a reconfigurable hardware platform. In particular, enabling pipelining, regularizing memory accesses, and replication are shown to be central components of scalable hardware architectures.

7 Related Work

Much work has been done in optimizing C/C++/OpenCL HLS codes for FPGA, such as stencils [36], [37], [38], [67], [68], deep neural networks [69], [70], [50], matrix multiplication [71], [68], graph processing [72], [73], and protein sequencing [74], [75]. These works optimize the respective applications using transformations described here, such as delay buffering, vectorization, replication, and streaming.

Zohouri et al. [76] use the Rodinia benchmark to evaluate the performance of OpenCL codes on FPGA, employing optimizations such as SIMD vectorization, sliding-window buffering, accumulation interleaving, and compute unit replication across multiple kernels. We present a general description of a superset of these transformations, along with concrete code examples that show how they are applied in practice. Kastner et al. [77] go through the implementation of many HLS codes in Vivado HLS, focusing on algorithmic optimizations, and apply some of the transformations found here. Lloyd et al. [78] describe optimizations specific to Intel OpenCL, and include a variant of memory access extraction, as well as the single-loop accumulation variant of accumulation interleaving.

High-level, directive-based frameworks such as OpenMP and OpenACC have been proposed as alternative abstractions for generating FPGA kernels. Leow et al. [79] implement an FPGA code generator from OpenMP pragmas, primarily focusing on correctness in implementing a range of OpenMP pragmas. Lee et al. [80] present an OpenACC to OpenCL compiler, using Intel OpenCL as a backend. The authors implement vectorization, replication, pipelining and streaming by introducing new OpenACC clauses. Papakonstantinou et al. [81] generate HLS code for FPGA from directive-annotated CUDA code.

The Data-Centric Parallel Programming (DaCe) framework optimizes applications expressed as Stateful Dataflow Multigraphs [82], exploiting information of explicit dataflow and control flow to allow a wide range of transformations to the graph-based representation. Many optimizations described in this work can applied transparently in this model, such as vectorization, inlining, and memory optimizations, while others can be implemented as explicit graph transformations. Mainstream HLS compilers automatically apply many of the well-known software transformations in Tab. 2 [23], [83], [84], but can also employ more advanced FPGA transformations. Intel OpenCL [19] performs memory access extraction into load store units (LSUs), does memory stripping between DRAM banks, and detects and auto-resolves some buffering and accumulation patterns. The proprietary Merlin Compiler [85] uses high-level acceleration directives to automatically perform some of the transformations described here, as source-to-source transformations on underlying HLS code.
Polyhedral compilation is a popular framework for optimizing CPU and GPU programs [47], and has also been applied to HLS for FPGA for optimizing data reuse [86]. Such techniques may prove valuable in automating, e.g., memory extraction and tiling transformations.

Implementing programs in domain specific languages (DSLs) can make it easier to detect and exploit opportunities for advanced transformations. Darkroom [31] generates optimized HDL for image processing codes, and the popular image processing framework Halide [32] has been extended to support FPGAs [87]. Luzhou et al. [46] propose a framework for generating stencil codes for FPGAs. These frameworks rely on optimizations such as delay buffering, streaming and replication, which we cover here. Using DSLs to compile to structured HLS code can be a viable approach to automatically transforming large and complex systems, as proposed by Koepfleinger et al. [88] and in the FROST [89] DSL framework.

8 Conclusion

Programming specialized hardware architectures has been brought to the mainstream with the adoption of high-level synthesis (HLS) tools. To facilitate the development of HPC kernels using HLS, we have proposed a set of optimizations that enable efficient and scalable hardware architectures, and can be applied directly to the source code by a performance engineer, or automatically by an optimizing compiler. We hope that software and hardware programmers, performance engineers, and compiler developers, will be able to guide themselves from these guidelines, the transformation, and the presented case sheet, with the goal of serving as a common toolbox for developing high performance hardware using HLS.

Acknowledgements

We thank Xilinx and Intel for helpful discussions, Xilinx performance hardware using HLS. Developers, will be able to benefit from these guidelines, of HPC kernels using HLS, we have proposed a set of optimizations such as delay buffering, streaming and replication, which we cover here. Using DSLs to compile to structured HLS code can be a viable approach to automatically transforming a wide range of transformations, as proposed by Koepfleinger et al. [88] and in the FROST [89] DSL framework.

References