#### \*\*\*SPCL

#### TORSTEN HOEFLER

Parallel Programming, Spring 2019, Lecture 15: Solving Mutual Exclusion for many processes, Hardware Primitives for mutual exclusion.




Image: Intel

Ten years ago, the state-of-the-art for Intel was 3.3 million transistors per square millimeter.

#### Intel Now Packs 100 Million Transistors in Each Square Millimeter

By <u>Rachel Courtland</u> Posted 30 Mar 2017 | 16:00 GMT





Photo: Intel

I'll admit it: journalists like milestones. Nice round numbers and anniversaries make for good headlines. So my ears certainly perked up on Tuesday when Intel said that it can now pack more than 100 million transistors in each square millimeter of chip "for the first time in our industry's history," said Kaizad Mistry, a vice president and codirector of logic technology at the company. Delivering more transistors in the same area means the circuitry can be made smaller, saving on cost, or it means that more functionality can be added to a chip without having to make it bigger.



# Administrivia

Head TA for the second section: Timo Schneider

- If anything goes wrong during an exercise: call him ③
  - +41764688942
- If anything non-urgent happens, send him email
  - timos@inf.ethz.ch





# Learning goals for today

#### So far:

- Simple proofs of correctness and unexpected problems with real computers
- Memory models as contract between programmer, compiler, runtime, and architecture
- Java's volatile and synchronized
- Some (not so great) locks

#### Now:

- Implementation of a two-thread locks with Atomic Registers Dekker's algorithm Peterson's algorithm
- Implementation of n-thread locks with Atomic Registers Filter lock
   Bakery lock
- Context: remember you will not use these locks (you will use functions provided by the programming model!) YET: you will learn important principles by "doing" – and watching your (our) mistakes carefully

"Tell me and I forget, teach me and I may remember, involve me and I learn."

# **Remember the Java Memory Model?**



- Memory models provide (often minimal) guarantees for visibility of memory operations
  - Contract between programmer, compiler, architecture about semantics
  - Details are far from trivial cf. Steuergesetz Kanton Zurich
     Yet, if one wants to really understand an example it's the reference!
  - For our purposes, remember volatile and synchronized()
     Roughly: Memory operations will not be reordered with respect to accesses to volatile variables or synchronized blocks.


 $1.7~^1$  Das kantonale Steueramt vollzieht das Erbschafts- und Schenkungssteuergesetz (ESchG) vom 28. September 1986<sup>4</sup>, soweit nachfolgend nichts Abweichendes geregelt ist.

 $^2$  Die Finanzdirektion entscheidet über Rekurse gemäss \$ 61 Abs. 2 und 64 Abs. 2 ESchG4.


- § 2.6 Es gelten sinngemäss:
- a. § 119 des Steuergesetzes<sup>2</sup> über den Ausstand,
- b. §§ 2–15, § 21 Abs. 1 und 2 sowie §§ 23–25 der Verordnung zum Steuergesetz<sup>3</sup>.
- We should still be able to understand the laws of the memory model thus quick repetition
  - No worry, you will do this yourself in exercises
  - Program order order in which statements are executed (or course, meaning the actions resulting from statements!)
  - Synchronization order order of synchronzing memory actions (in the same thread)!
  - Synchronizes with order of observed synchronizing memory actions across threads
  - Happens before the union (transitive closure) of PO and SW



#### **Examples**




Case 1: HB consistent, observe the latest write in  $\stackrel{\rm hb}{\longrightarrow}$  (r1,r2)=(1,1)




and the second second

Case 2: HB consistent, observe the default value  $(r1,r2)=(0,0) \label{eq:case}$ 



Case 3: HB consistent (!), reading via race! (r1, r2) = (0, 1)



Case 4: HB inconsistent, execution can be thrown away



# **Behind Locks** Implementation of Mutual Exclusion

The second second second



# Assumptions

Will make «atomic» more precise today.

In the following we assume

- 1) atomic reads and writes of variables of primitive type
- 2) no reordering of read and write sequences (! not true in practice ! here for simplicity !)
- 3) threads entering a critical section will leave it eventually

Otherwise we assume a multithreaded environment where processes can arbitrarily interleave. We make no assumptions for progress in non-critical section!



### **Critical sections**

Pieces of code with the following conditions

- **1.** Mutual exclusion: statements from critical sections of two or more processes must not be interleaved
- 2. Freedom from deadlock: if some processes are trying to enter a critical section then one of them must eventually succeed
- **3.** Freedom from starvation: if *any* process tries to enter its critical section, then that process must eventually succeed



#### **Critical section problem**

global (shared) variable	es
--------------------------	----

Process P local variables loop non-critical section preprotocol critical section postprotocol Process Q

local variables

loop

non-critical section

preprotocol

critical section

postprotocol

Ma and and the

Easy to implement on a single-core machine. How?



#### Easy to implement on a single core system ...

# global (shared) variables

The sector of the

Ρ	rocess P	Process Q
lo	ocal variables	local variables
lo	оор	Іоор
	non-critical section	non-critical section
	Switch off IRQs	Switch off IRQs
	critical section	critical section
	Switch on IRQs	Switch on IRQs




#### Mutual exclusion for 2 processes -- 1st Try

#### volatile boolean wantp=false, wantq=false

Martine Com

Proce	ss P	Process Q Do you see the problem?		Do you see the problem?	
local variables			local variables		
loop			Іоор		
p1	non-critical section		q1 non-cri	itical section	
p2	while(wantq);		q2 while(w	vantp);	
р3	wantp = true		q3 wantq	= true	
<b>p4</b>	critical section		q4 critical	section	
р5	wantp = false		q5 wantq :	= false	
P			qe nantq	_ 14100	






#### **Observation: state space diagram too large**


	VC	latile	boo]
Proce	ss P		
local v	/ariables		
loop			
p1	non-critical sec	tion	
p2	while(wantq);		
р3	wantp = true		
<b>p4</b>	critical section		
p5	wantp = false	J	

Only of interest: state transitions of the protocol. p1/q1 is identical to p2/q2 – call state 2 p4/q4 is identical to p5/q5 – call state 5 Then forbidden: both processes in state 5

.Jop	
q1	non-critical section
q2	while(wantp);
<b>q3</b>	wantq = true
q4	critical section
q5	wantq = false

# Reduced state space diagram [p, q, wantp, wantq] – only states 2, 3, and 5





wantp = false

#### no mutual exclusion !

State of the second second second

# Mutual exclusion for 2 processes -- 2nd Try

volatile boolean wantp=false, wantq=false

MA STREET


Proces	s P	Process Q Do you see the problem?		Do you see the problem?
local va	ariables	local variables		
loop		Іоор		
<b>p1</b>	non-critical section	q1 n	non-critic	al section
p2	wantp = true	q2 v	wantq = t	rue
р3	while(wantq);	q3 v	while(wa	ntp):
p4	critical section	q4 c	ritical se	ction
р5	wantp = false	q5 v	vantq = f	alse

# State space diagram [p, q, wantp, wantq]

1 non-critical section2wantp = true3while(wantp)4critical section5wantp = falsewantq = truewhile(wantq)while(wantq)wantq = false

The second

deadlock !





# Mutual exclusion for 2 processes -- 3rd Try


#### volatile int turn = 1;

and the second start way

Process P		
local variables		
loop		
<b>p1</b>	non-critical section	
p2	while(turn != 1);	
р3	critical section	
р4	turn = 2	

Process Q		Do you see the problem?	
local variables			
loop			
<b>q1</b>	non-critical section		
q2	while(turn != 2);		
<b>q3</b>	critical section		
q4	turn = 1		

## State space diagram [p, q, turn]



the section

#### starvation!

### A combination of the tries 2 and 3: Decker's Algorithm


#### volatile boolean wantp=false, wantq=false, integer turn= 1

Process P loop	only when q tries to get	Process Q loop
non-critical section	lock	non-critical section
wantp = true while (wantq) {	and q has preference	wantq = true while (wantp) {
if (turn == 2) { wantp = false;	let q proceed	if (turn == 1) { wantq = false
while(turn != 1);	and wait	while(turn != 2);
wantp = true; }} critical section	and try again	wantq = true; }} critical section
turn = 2 wantp = false		turn = 1 wantq = false



#### More concise than Decker: Peterson Lock

let P=1, Q=2; volatile boolean array flag[1..2] = [false, false]; volatile integer victim = 1



Process Q (2)
Іоор
non-critical section
flag[Q] = true
victim = Q
while(flag[P] && victim == Q);
critical section
flag[Q] = false

The second state



#### We want to prove ...

that the Peterson Lock satisfies mutual exclusion and that it is starvation free

How?

**Requires some notation first.** 

§ 1.7 <sup>1</sup> Das kantonale Steueramt vollzieht das Erbschafts- und Schenkungssteuergesetz (ESchG) vom 28. September 1986<sup>4</sup>, soweit nachfolgend nichts Abweichendes geregelt ist.

 $^2$  Die Finanzdirektion entscheidet über Rekurse gemäss \$ 61 Abs. 2 und 64 Abs. 2 ESchG<sup>4</sup>.

- § 2.6 Es gelten sinngemäss:
- a. § 119 des Steuergesetzes<sup>2</sup> über den Ausstand,
- b. §§ 2–15, § 21 Abs. 1 und 2 sowie §§ 23–25 der Verordnung zum Steuergesetz<sup>3</sup>.



#### **Events and precedence**

#### Threads produce a sequence of events


P produces events  $p_0, p_1, ...$ e.g.,  $p_1 = "flag[P] = true"$ 

j-th occurrence of event i in thread P:  $p_i^j$ 

e.g.,  $p_5^3$  = "flag[P] = false" in the third iteration

Precedence relation: we write  $a \rightarrow b$  when a occurs before b.


Note that the precedence relation " $\rightarrow$ " is a total order for events.





#### Intervals

 $(a_0, a_1)$ : interval of events  $a_0, a_1$  with  $a_0 \rightarrow a_1$ With  $I_A = (a_0, a_1)$  and  $I_B = (b_0, b_1)$  we write  $I_A \rightarrow I_B$  if  $a_1 \rightarrow b_0$ 



WY VALUE PLANE STATE

we say " $I_A$  precedes  $I_B$ " and " $I_{B'}$  and  $I_{A'}$  are concurrent"

# **Atomic register**


Register: basic memory object, can be shared or not i.e., in this context register ≠ register of a CPU

Register r : operations r.read() and r.write(v)

**Atomic Register:** 

- An invocation J of *r.read* or *r.write* takes effect at a single point  $\tau(J)$  in time
- $\tau(J)$  always lies between start and end of the operation J
- Two operations J and K on the same register always have a different effect time  $\tau(J) \neq \tau(K)$
- An invocation J of r.read() returns the value v written by the invocation K of r.write(v) with closest preceding effect time τ(K)







## **Atomic register**

Assumptions for Atomic Registers justify to treat operations on them as events taking place at a single point in time.

Will use this in the following proofs.

Note that even with atomic registers there can still be non-determinism of programs because nothing is said about the order of effect times for concurrent operations.



#### **Proof: Mutual exclusion (Peterson)**

By contradiction: assume concurrent  $CS_P$  and  $CS_Q$  [A] Assume without loss of generality:

```
flag[P] = true
victim = P
while (flag[Q] && victim == P){}
CS<sub>P</sub>
flag[P] = false
```

$$W_{Q}(\text{victim}=Q) \rightarrow W_{P}(\text{victim}=P) \text{ [B]}$$

$$A + C \Rightarrow \text{ must read false} \qquad B \Rightarrow \text{ must read P [C]}$$
From the code:
$$W_{P}(\text{flag}[P]=\text{true}) \rightarrow W_{P}(\text{victim}=P) \rightarrow R_{P}(\text{flag}[Q]) \rightarrow R_{P}(\text{victim}) \rightarrow CS_{P}$$

$$w_{Q}(\text{flag}[Q]=\text{true}) \rightarrow W_{Q}(\text{victim}=Q) \rightarrow R_{Q}(\text{flag}[P]) \rightarrow R_{Q}(\text{victim}) \rightarrow CS_{Q}$$

$$w_{Q}(\text{flag}[Q]=\text{true}) \rightarrow W_{Q}(\text{victim}=Q) \rightarrow R_{Q}(\text{flag}[P]) \rightarrow R_{Q}(\text{victim}) \rightarrow CS_{Q}$$

$$w_{Q}(\text{flag}[Q]=\text{true}) \rightarrow W_{Q}(\text{victim}=Q) \rightarrow R_{Q}(\text{flag}[P]) \rightarrow R_{Q}(\text{victim}) \rightarrow CS_{Q}$$

# **Proof: Freedom from starvation**

flag[P] = true
victim = P
while (flag[Q] && victim == P){}
CS<sub>P</sub>
flag[P] = false

By (exhaustive) contradition

Assume without loss of generality that P runs forever in its lock loop, waiting until flag[Q]==false or victim != P.

#### **Possibilities for Q:**

stuck in nonCS

 $\Rightarrow$  flag[Q] = false and P can continue. Contradiction.

#### repeatedly entering and leaving its CS

 $\Rightarrow$  sets victim to Q when entering.

Now victim cannot be changed  $\Rightarrow$  P can continue. Contradiction.

#### stuck in its lock loop waiting until flag[P]==false or victim != Q.

But victim == P and victim == Q cannot hold at the same time. Contradiction.



#### **Peterson in Java**

```
class PetersonLock
       volatile boolean flag[] = new boolean[2];
       volatile int victim;
       public void Acquire(int id)
               flag[id] = true;
               victim = id;
               while (flag[1-id] && victim == id);
        }
       public void Release(int id)
               flag[id] = false;
        }
```

Volatile reference to an array and not an array of volatile variables!
This example may work in practice.
However, for production programs it is recommended to use Java's
AtomicInteger and AtomicIntegerArray.

The second and

#### \*\*\*SPEL


# **The Filter Lock**

**Extension of Peterson's lock to n processes** 

Every thread *t* knows his level in the filter *level[t]* In order to enter CS, a thread has to elevate all levels. For each level, we use Peterson's mechanism to filter at most one thread, if other threads are at higher level. For every level *I* there is one victim *victim[l]* that has to let others pass in case of conflicts.







Contraction of the second second



#### FilterLock in Java

```
import java.util.concurrent.atomic.AtomicIntegerArray;
class FilterLock{
   AtomicIntegerArray level;
   AtomicIntegerArray victim;
   volatile int n;
   FilterLock(int n) {
     this.n = n;
```

```
level = new AtomicIntegerArray(n);
```

```
victim = new AtomicIntegerArray(n);
```

```
}
```



#### FilterLock in Java

```
. . .
  //\exists k \neq me: level[k] >= i (lev)
   boolean Others(int me, int lev) {
      for (int k = 0; k < n; ++k)
         if (k != me && level.get(k) >= lev) return true;
      return false;
   }
   public void Acquire(int me) {
      for (int lev = 1; lev < n; ++lev) {
         level.set(me, lev);
         victim.set(lev, me);
         while(me == victim.get(lev) && Others(me,lev));
      }
   public void Release(int me) {
      level.set(me, 0);
```

Again: I (as a thread) can make progress if (a) Another thread wants to enter my level or (b) No more threads are in front of me This works because there are at most n threads in the system.

Participation of the second second



#### Fairness

Divide lock implementation (preprotocol) into two parts

- doorway interval D: finite number of steps
- waiting interval W: unbounded number of steps

A lock algorithm is first-come-first-served when for two processes A and B it holds that If  $D_A^j \to D_B^k$  then  $CS_A^j \to CS_B^k$ 






# **The Filter Lock**

satisfies mutual exclusion
is deadlock free (how to prove?)
is starvation free (how to prove?)

but: is it also fair? no: the filter lock is not first-come-first-serve

What else is bad about this lock?





# A small detour: Safe and Regular Registers

Question:

Is it possible to construct mutual exclusion with non-atomic registers?

Surprisingly: yes

It is possible with registers fulfilling the weakest possible conditions that appear to be still useful in a concurrent setup.

## Safe SWMR Register

Register r: basic memory object, can be shared or not, operations *r.read()* and *r.write(v)*.


SWMR (Single Writer Multiple Reader): only one concurrent write but multiple concurrent reads allowed. *Safe* Register

- any read not concurrent with a write returns the current value of r
- any read concurrent with a write can return *any value* of the domain of r if any read concurrent with writes can only return a value of one of the values (previous, new) then the register is called *regular*

The notion "safe" is historically motivated but actually misleading.



#### Example








Mutual Exclusion for n processes: Bakery Algorithm (1974)

A process is required to take a numbered ticket with value greater than all outstanding tickets

CS Entry: Wait until ticket number is lowest



Lamport, Turing award 2013






## Bakery algorithm (two processes, simplified)

volatile int np = 0, nq = 0

Ma manager to Page





#### **Bakery algorithm (n processes)**

```
integer array[0..n-1] label = [0,...,0]
boolean array[0..n-1] flag = [false, ..., false]

SWMR «ticket number»
SWMR «I want the lock»

lock(me):
   flag[me] = true;
   label[me] = max(label[0], ..., label[n-1]) + 1;
   while (∃k ≠ me: flag[k] && (k,label[k]) < (me,label[me])) {};</pre>
```

```
unlock(me):
```

```
flag[me] = false;
```

 $(k, l_k) <_{|} (j, l_j) \Leftrightarrow l_k < l_j \text{ or } (l_k = l_j \text{ and } k < j)$ 

the second real



## **Bakery Lock in Java**

# Nice lock! But which problem remains?

The second second

```
class BakeryLock
{
   AtomicIntegerArray flag; // there is no
AtomicBooleanArray
   AtomicIntegerArray label;
   final int n;
   BakeryLock(int n) {
      this.n = n;
      flag = new AtomicIntegerArray(n);
      label = new AtomicIntegerArray(n);
   }
   int MaxLabel() {
      int max = label.get(0);
      for (int i = 1; i<n; ++i)</pre>
         max = Math.max(max, label.get(i));
      return max;
   . . .
```

```
boolean Conflict(int me) {
  for (int i = 0; i < n; ++i)
    if (i != me && flag.get(i) != 0) {
      int diff = label.get(i) - label.get(me);
      if (diff < 0 || diff == 0 && i < me)
        return true;
      }
  return false;
}
public void Acquire(int me) {</pre>
```

```
public void Acquire(int me) {
   flag.set(me,1);
   label.set(me, MaxLabel() + 1);
   while(Conflict(me));
}
```

```
public void Release(int me) {
   flag.set(me, 0);
```



## In general

#### Shared memory locations come in different variants

- Multi-Reader-Single-Writer (flag[])
- Multi-Reader-Multi-Writer (victim[])
- Theorem 5.1 in [1]: "If S is a [atomic] read/write system with at least two processes and S solves mutual exclusion with global progress [deadlock-freedom], then S must have at least as many variables as processes"



INFORMATION AND COMPUTATION 107, 171-184 (1993)

#### [1] Bounds on Shared Memory for Mutual Exclusion\*

JAMES E. BURNS

Georgia Institute of Technology, Atlanta, Georgia 30332

AND

NANCY A. LYNCH

Massachusetts Institute of Technology, Cambridge, Massachusetts 02139

The shared memory requirements of Dijkstra's mutual exclusion problem are examined. It is shown that n binary shared variables are necessary and sufficient to solve the problem of mutual exclusion with guaranteed global progress for n processes using only atomic reads and writes of shared variables for communication.



#### We have constructed something ...

... that may not quite fulfil its purpose!

AND we cannot do better, can we?

- Is mutual exclusion really implemented like this?
  - NO! Why?
    - space lower bound linear in the number of maximum threads!
    - without precautions (volatile variables) our assumptions on memory reordering does not hold. Memory barriers in hardware are expensive.
    - algorithms are not wait-free (more later)
    - modern multiprocessor architectures provide special instructions for atomically reading and writing at once!

#### But we proved that we cannot do better. What now !?

Change (extend) the model with architecture engineering! 





# Hardware Support for Parallelism Read-Modify-Write Operations

The section of the

## Hardware support for atomic operations: Example (x86)

#### CMPXCHG

#### Compare and Exchange

Compares the value in the AL, AX, EAX, or RAX register with the value in a register or a memory location (first operand). If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the rFLAGS register to 1. Otherwise, it copies the value in the first operand to the AL, AX, EAX, or RAX register and clears the ZF flag to 0.

The OF, SF, AF	PE and CE flags are set to reflect the results of the compare
When the first	CMPXCHG mem, reg
memory operat memory operat	«compares the value in Register A

The forms of t about the LOC

Mnemonic

CMPXCHG re

CMPXCHG reg

CMPXCHG reg

MPXCHG mem, reg modify-write on the he same value to the compares the value in Register A with the value in a memory location prefix. For details If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the flag erand to AL registers to 1. Otherwise it copies erand to AX. the value in the first operand to the register or memory A register and clears ZF flag to 0»

CMPXCHG reg/mem64, reg64 0F B1 /r location. If equal, copy the second operand to the operand. Otherwise, copy the first operand to RAX.

Related Instructions

CMPXCHG8B, CMPXCHG16B

#### 1.2.5 Lock Prefix

8

The LOCK prefix causes certain kinds of memory read-modify-write instructions to occur atomically. The mechanism for doing so is implementation-dependent (for example, the mechanism may involve

#### Instruction Formats «The LOCK prefix causes certain kinds of memory read-modify-write instructions to occur atomically»

24594-Rev. 3.14-September 2007

AMD64 Technology

bus signaling or packet messaging between the processor and a memory controller). The prefix is intended to give the processor exclusive use of shared memory in a multiprocessor system.

The LOCK prefix can only be used with forms of the following instructions that write a memory operand: ADC, ADD, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XADD, XCHG, and XOR. An invalid-opcode exception occurs if the LOCK prefix is used with any other instruction.

## From the AMD64 Architecture **Programmer's Manual**

R. Hudson: IA memory ordering: https://www.youtube.com/watch?v=WUfvvFD5tAA (2008)

## Hardware support for atomic operations: Example (ARM)

#### LDREX

31	1	28	27	26	25	$^{24}$	23	22	21	20	19	16	15		12	11	8	7	6	5	4	3		0
	cond		0	0	0	1	1	0	0	1	Rn			Rd		SBO		1	0	0	1		SBO	

LDREX (Load Register Exclusive) loads a register from memory, and:

٠	if the address has executing proces	LDREX <rd>, <rn></rn></rd>	ess for the
•		«Loads a register from memory and	
Synt	ax	if the address has the shared	
LDREX	{ <cond>} <rd>, [&lt;</rd></cond>	memory attribute, mark the physical	
where		address as exclusive access for the	
<cond< th=""><th>&gt; Is the co</th><th>executing processor in a shared</th><th>ned in <i>The</i></th></cond<>	> Is the co	executing processor in a shared	ned in <i>The</i>
<rd></rd>	Specifie	monitor»	eu.

Rn> Specifies the register containing the address.

#### Architecture version

Version 6 and above.

#### STREX

31 28	27 26	25	24 2	3 22	21	20	19 16	15 12	11	8 1	7 6	5	4	3 0	)
cond	0 0	0	1	1 0	0	0	Rn	Rd	SBO	1	1 0	0	1	Rm	

STREX (Store Register Exclusive) performs a conditional store to memory. The store only occurs if the executing processor has exclusive access to the memory addressed.

Syntax	STREX <rd>, <rm>, <rn></rn></rm></rd>	
STREX{ <cond>} <f< th=""><th>«performs a conditional store to</th><th></th></f<></cond>	«performs a conditional store to	
where:	memory. The store only occurs if the	
<cond> I</cond>	executing processor has exclusive	re defined in The
c	access to the memory addressed»	on is used.
<rd> S</rd>		eturned is:
0	if the operation updates memory	
1	if the operation fails to update memory.	

From the ARM Architecture Reference Manual



## Hardware support for atomic operations

#### **Typical instructions**

#### Test-And-Set (TAS)

Example TSL register, flag (Motorola 68000)


#### Compare-And-Swap (CAS)

Example: LOCK CMPXCHG (Intel x86)

Example: CASA (Sparc)

#### Load Linked / Store Conditional

Example LDREX/STREX (ARM) Example LL / SC (MIPS, POWER, RISC V) Atomic instructions are typically much slower than simple read & write operations [1]!





## **Semantics**

# boolean TAS(memref s) if (mem[s] == 0) { mem[s] = 1; return true; } else return false;

int CAS (memref a, int old, int new)
 oldval = mem[a];
 if (old == oldval)
 mem[a] = new;
 return oldval;

12 and the second



## TAS and CAS

#### are **Read-Modify-Write** operations

enable implementation of a mutex with O(1) space (in contrast to Filter lock, Bakery lock etc.) are needed for lock-free programming (later in this course)



## Implementation of a spinlock using simple atomic operations

Test and Set (TAS)

**Compare and Swap (CAS)** 


Init (lock) lock = 0;

Acquire (lock) while !TAS(lock); // wait Init (lock) lock = 0;

A CONTRACTOR OF A CONTRACTOR O

Acquire (lock) while (CAS(lock, 0, 1) != 0);

Release (lock) lock = 0;





## Read-Modify-Write in Java

A STATISTICS AND A STATISTICS



## Let's try it.

Need support for atomic operations on a high level.

```
Available in Java (from JDK 5) with class

java.util.concurrent.atomic.AtomicBoolean

Operations

boolean set();

boolean get();

boolean compareAndSet(boolean expect, boolean update);

boolean getAndSet(boolean newValue);

sets newValue and returns

previous value.
```

The second service and



## How does this work?

- The JVM bytecode does not offer atomic operations like CAS.
   [It does, however, support monitors via instructions monitorenter, monitorexit, we will understand this later]
- But there is a (yet undocumented) class sun.misc.Unsafe offering direct mappings from java to underlying machine / OS.
- Direct mapping to hardware is not guaranteed operations on AtomicBoolean are not guaranteed lock-free



#### Java.util.concurrent.atomic.AtomicInteger

#### (source: grepcode.com)

35

- 36 package java.util.concurrent.atomic;
- 37 import <u>sun.misc.Unsafe</u>;

#### . . .

Atomically sets the value to the given updated value if the current value == the expected value.

#### **Parameters:**

expect the expected value update the new value

#### **Returns:**

true if successful. False return indicates that the actual value was not equal to the expected value.

133
134 public final boolean <sup>①</sup> compareAndSet(int expect, int update) {
135 return unsafe.compareAndSwapInt(this, valueOffset, expect, update);
136 }



#### **TASLock in Java**

```
public class TASLock implements Lock {
   AtomicBoolean state = new AtomicBoolean(false);
```

```
public void lock() {
    while(state.getAndSet(true)) {}
}
```

```
public void unlock() {
    state.set(false);
}
...
```

**Spinlock:** 

Try to get the lock. Keep trying until the lock is acquired (return value is false).

unlock release the lock (set to false)



SPINNER<sup>®</sup> Ride<sup>™</sup>

SPINNER<sup>®</sup> Shift<sup>®</sup>



## Measurement

#### TAS

- n = 1, elapsed= 224, normalized= 224
- n = 2, elapsed= 719, normalized= 359
- n = 3, elapsed= 1914, normalized= 638
- n = 4, elapsed= 3373, normalized= 843
- n = 5, elapsed= 4330, normalized= 866
- n = 6, elapsed= 6075, normalized= 1012
- n = 7, elapsed= 8089, normalized= 1155
- n = 8, elapsed= 10369, normalized= 1296
- n = 16, elapsed= 41051, normalized= 2565
- n = 32, elapsed= 156207, normalized= 4881
- n = 64, elapsed= 619197, normalized= 9674


- run n threads
- each thread acquires and releases the TASLock a million times
- repeat scenario ten times and add up runtime
- record time per thread

Intel core i7@3.4 GHz, 4 cores + HT



## Why?

sequential bottleneck contention: threads fight for the bus during call of getAndSet() cache coherency protocol invalidates cached copies of the lock on other processors



A CATA LAND




Participants.

## Test-and-Test-and-Set (TATAS) Lock

```
public void lock()
    do
        while(state.get()) {}
    while (!state.compareAndSet(false, true));
}
public void unlock()
{
    state.set(false);
}
```



#### Measurement



A CONTRACTOR

#### \*\*\*SPCL

#### **TATAS does not generalize**

Example: Double-Checked Locking

#### Double-Checked Locking

An Optimization Pattern for Efficiently Initializing and Accessing Thread-safe Objects

Douglas C. Schmidt schmidt@cs.wustl.edu Dept. of Computer Science Wash. U., St. Louis

This paper appeared in a chapter in the book "Pattern Languages of Program Design 3" ISBN, edited by Robert Martin, Frank Buschmann, and Dirke Riehle published by Addison-Wesley, 1997.

#### Abstract

This paper shows how the canonical implementation [1] of the Singleton pattern does not work correctly in the presence of preemptive multi-tasking or true parallelism. To solve this problem, we present the Double-Checked Locking optimization pattern. This pattern is useful for reducing contention and synchronization overhead whenever "critical sections" of code should be executed just once. In addition, Double-Checked Locking illustrates how changes in underlying forces (i.e., adding multi-threading and parallelism to the common Singleton use-case) can impact the form and content of patterns used to develop concurrent software. Tim Harrison harrison@cs.wustl.edu Dept. of Computer Science Wash. U., St. Louis

context of concurrency. To illustrate this, consider how the canonical implementation [1] of the Singleton pattern behaves in multi-threaded environments.


The Singleton pattern ensures a class has only one instance and provides a global point of access to that instance [1]. Dynamically allocating Singletons in C++ programs is common since the order of initialization of global static objects in C++ programs is not well-defined and is therefore non-portable. Moreover, dynamic allocation avoids the cost of initializing a Singleton if it is never used.

Defining a Singleton is straightforward:

class Singleton

public: static Singleton \*instance (void) { if (instance\_ == 0) // Critical section. instance\_ = new Singleton;

return instance\_;



Problem: Memory ordering leads to race-conditions!




## **TATAS with backoff**


#### Observation

- (too) many threads fight for access to the same resource
- slows down progress globally and locally

#### Solution

- threads go to sleep with random duration
- increase expected duration each time the resource is not free







## Lock with Backoff

```
public void lock() {
   Backoff backoff = null;
   while (true) {
       while (state.get()) {}; // spin reading only (TTAS)
       if (!state.getAndSet(true)) // try to acquire, returns previous val
           return;
       else { // backoff on failure
           try {
               if (backoff == null) // allocation only on demand
                  backoff = new Backoff(MIN_DELAY, MAX_DELAY);
               backoff.backoff();
           } catch (InterruptedException ex) {}
       }
```

2 Contraction of the second




## exponential backoff

The second of the



#### Measurement



Manual Providence Providence



#### Summary

- Implementation of spinlocks in software.
- Spinlocks vs. scheduled locks.
- Atomic operations in hardware and Java.
- Next time: higher level abstractions: monitors / semaphores etc.