
EHzürich

#1 top500

TORSTEN HOEFLER

Parallel Programming, Spring 2019, Lecture 16+1: Spinlocks, Deadlocks, Semaphores






 $-h \ge 40 \text{ nm}$

- L ≤ 100 nm

200 Pflop/

(b) due to the large h/wratio, the z-direction can be modeled as periodic and represented by momentum points.

> (c) Atomic structure of Si channel (in red: atoms, in black: bonds).



(d) Atomically resolved temperature within the FinFET in (a-b), when a gate-to-source and drain-to-source voltage is applied.

Figure 1: Simulation of self-heating effects in a 3-D Silicon FinFET with the OMEN code.



Outline

So far:

- Bad interleavings and data races and why they happen
- Memory ordering and how we formalize it to drive proofs
- Implementation of locks using atomic or safe registers (Peterson + Filter lock)

• Now:

- Multi-process locks (using SWMR registers)
- Implementation of locks with Read-Modify-Write operations
- Concurrency on a higher level: Deadlocks, Semaphores, Barriers

Learning goals:


- Understand pitfalls in very simple synchronization algorithms
- This is very important to design correct parallel codes



Mutual Exclusion for n processes: Bakery Algorithm (1974)

A process is required to take a numbered ticket with value greater than all outstanding tickets

CS Entry: Wait until ticket number is lowest



Lamport, Turing award 2013






Bakery algorithm (two processes, simplified)


volatile int np = 0, nq = 0

and an and the set





Bakery algorithm (n processes)



```
flag[me] = false;
```

 $(k, l_k) <_| (j, l_j) \Leftrightarrow l_k < l_j \text{ or } (l_k = l_j \text{ and } k < j)$

and an and the first



Bakery Lock in Java

Nice lock! But which problem remains?

A CONTRACTOR OF THE STATE

```
class BakeryLock
{
   AtomicIntegerArray flag; // there is no
AtomicBooleanArray
   AtomicIntegerArray label;
   final int n;
   BakeryLock(int n) {
      this.n = n;
      flag = new AtomicIntegerArray(n);
      label = new AtomicIntegerArray(n);
   }
   int MaxLabel() {
      int max = label.get(0);
      for (int i = 1; i<n; ++i)</pre>
         max = Math.max(max, label.get(i));
      return max;
   . . .
```

```
boolean Conflict(int me) {
    for (int i = 0; i < n; ++i)
        if (i != me && flag.get(i) != 0) {
            int diff = label.get(i) - label.get(me);
            if (diff < 0 || diff == 0 && i < me)
                return true;
        }
    return false;
}
public void Acquire(int me) {
    flag.set(me, 1);
    label.set(me, MaxLabel() + 1);
}
</pre>
```

```
.
```

```
public void Release(int me) {
   flag.set(me, 0);
```

while(Conflict(me));



In general

Shared memory locations (atomic registers) come in different variants

- Multi-Reader-Single-Writer (flag[], label[] in Bakery)
- Multi-Reader-Multi-Writer (victim in Peterson)
- Theorem 5.1 in [1]: "If S is a [atomic] read/write system with at least two processes and S solves mutual exclusion with global progress [deadlock-freedom], then S must have at least as many variables as processes"



INFORMATION AND COMPUTATION 107, 171-184 (1993)

[1]: Bounds on Shared Memory for Mutual Exclusion*

JAMES E. BURNS

Georgia Institute of Technology, Atlanta, Georgia 30332


AND

NANCY A. LYNCH

Massachusetts Institute of Technology, Cambridge, Massachusetts 02139

The shared memory requirements of Dijkstra's mutual exclusion problem are examined. It is shown that n binary shared variables are necessary and sufficient to solve the problem of mutual exclusion with guaranteed global progress for n processes using only atomic reads and writes of shared variables for communication.





We have constructed something ...

... that may not quite fulfil its purpose!

AND we cannot do better, can we?

- Is mutual exclusion really implemented like this?
 - NO! Why?
 - space lower bound linear in the number of maximum threads!
 - without precautions (volatile variables) our assumptions on memory reordering does not hold. Memory barriers in hardware are expensive.
 - algorithms are not wait-free (more later)

But we proved that we cannot do better. What now !?

- Change (extend) the model with architecture engineering!
 - modern multiprocessor architectures provide special instructions for atomically reading and writing at once!





Hardware Support for Parallelism Read-Modify-Write Operations

The sector of the the

Hardware support for atomic operations: Example (x86)

CMPXCHG

Compare and Exchange

Compares the value in the AL, AX, EAX, or RAX register with the value in a register or a memory location (first operand). If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the rFLAGS register to 1. Otherwise, it copies the value in the first operand to the AL, AX, EAX, or RAX register and clears the ZF flag to 0.

The OF, SF, AF PF and CF flags are set to reflect the results of the compary

CMPXCHG mem, reg

When the first memory opera memory opera

The forms of t about the LOC

Mnemonic

CMPXCHG re

CMPXCHG reg

CMPXCHG reg

«compares the value in Register A with the value in a memory location If the two values are equal, the instruction copies the value in the second operand to the first operand and sets the ZF flag in the flag registers to 1. Otherwise it copies the value in the first operand to the A register and clears ZF flag to 0»

modify-write on the he same value to the

prefix. For details

erand to AL

erand to AX.

register or memory berand to EAX.

CMPXCHG reg/mem64, reg64

location. If equal, copy the second operand to the operand. Otherwise, copy the first operand to RAX.

Related Instructions

CMPXCHG8B, CMPXCHG16B

1.2.5 Lock Prefix

8

The LOCK prefix causes certain kinds of memory read-modify-write instructions to occur atomically. The mechanism for doing so is implementation-dependent (for example, the mechanism may involve

Instruction Formats «The LOCK prefix causes certain kinds of memory read-modify-write instructions to occur atomically»

AMD64 Technology

24594-Rev. 3.14-September 2007

bus signaling or packet messaging between the processor and a memory controller). The prefix is intended to give the processor exclusive use of shared memory in a multiprocessor system.

The LOCK prefix can only be used with forms of the following instructions that write a memory operand: ADC, ADD, AND, BTC, BTR, BTS, CMPXCHG, CMPXCHG8B, CMPXCHG16B, DEC, INC, NEG, NOT, OR, SBB, SUB, XADD, XCHG, and XOR. An invalid-opcode exception occurs if the LOCK prefix is used with any other instruction.

From the AMD64 Architecture **Programmer's Manual**

R. Hudson: IA memory ordering: https://www.youtube.com/watch?v=WUfvvFD5tAA (2008)

Hardware support for atomic operations: Example (ARM)

LDREX

31		28	27	26	25	24	23	22	21	20	19	1	6	15	12	11		8	7	6	5	4	3		0	
	cond		0	0	0	1	1	0	0	1	R	n		Rđ			SBO		1	0	0	1		SBO		

LDREX (Load Register Exclusive) loads a register from memory, and:

٠	if the address h executing proc		ess for the
•	causes the exec	«Loads a register from memory and	
Syn	tax	if the address has the shared	
LDREX	{ <cond>} <rd>,</rd></cond>	memory attribute, mark the physical	
where	e:	address as exclusive access for the	
<cond< th=""><th>> Is the condi</th><th></th><th>ned in <i>The</i></th></cond<>	> Is the condi		ned in <i>The</i>
<rd></rd>	Speci	monitor»	sed.

Rn> Specifies the register containing the address.

Architecture version

Version 6 and above.

STREX

31 28	27 26	25	24	23	22	21	20	19 16	15 12	11	8	7	6	5	4	3 0)
cond	0 0	0	1	1	0	0	0	Rn	Rd	SBO		1	0	0	1	Rm	

STREX (Store Register Exclusive) performs a conditional store to memory. The store only occurs if the executing processor has exclusive access to the memory addressed.

Syntax	STREX <rd>, <rm>, <rn></rn></rm></rd>	
STREX{ <cond>} <</cond>	«performs a conditional store to	
where:	memory. The store only occurs if the	
<cond> I</cond>	executing processor has exclusive	re defined in The
C	access to the memory addressed»	on is used.
<rd> S</rd>	if the operation updates memory	eturned is:
1	if the operation fails to update memory.	

From the ARM Architecture Reference Manual



Hardware support for atomic operations

Typical instructions

Test-And-Set (TAS)

Example TSL register, flag (Motorola 68000)

Compare-And-Swap (CAS)

Example: LOCK CMPXCHG (Intel x86) Example: CASA (Sparc)

Load Linked / Store Conditional

Example LDREX/STREX (ARM) Example LL / SC (MIPS, POWER, RISC V) Atomic instructions are typically much slower than simple read & write operations [1]!




Fig. 6: The comparison of the latency of CAS on Xeon Phi. The requesting core accesses its own cache lines (local) and cache lines of a different core from the same chip (on chip).



Semantics of TAS and CAS

```
boolean TAS(memref s)

if (mem[s] == 0) {
    mem[s] = 1;
    return true;
} else
    return false;
```

int CAS (memref a, int old, int new)
 oldval = mem[a];
 if (old == oldval)
 mem[a] = new;
 return oldval;

- are Read-Modify-Write («atomic») operations
- enable implementation of a mutex with O(1) space (in contrast to Filter lock, Bakery lock etc.)
- are needed for lock-free programming (later in this course)



Implementation of a spinlock using simple atomic operations

Test and Set (TAS)

Compare and Swap (CAS)


Init (lock) lock = 0;

Acquire (lock) while !TAS(lock); // wait Init (lock) lock = 0;

All the second second second

Acquire (lock) while (CAS(lock, 0, 1) != 0);

Release (lock) lock = 0;





Read-Modify-Write in Java

and the second real



Let's try it.

Need support for atomic operations on a high level.

Available in Java (from JDK 5) with class java.util.concurrent.atomic.AtomicBoolean Operations boolean set(); boolean get(); boolean compareAndSet(boolean expect, boolean update); boolean getAndSet(boolean newValue);

sets **newValue** and returns previous value.

12 And State



How does this work?

- The JVM bytecode does not offer atomic operations like CAS. [It does, however, support monitors via instructions monitorenter, monitorexit, we will understand this later]
- But there is a (yet undocumented) class sun.misc.Unsafe offering direct mappings from java to underlying machine / OS.
- Direct mapping to hardware is not guaranteed operations on AtomicBoolean are not guaranteed lock-free



Java.util.concurrent.atomic.AtomicInteger

(source: grepcode.com)

35

- 36 package java.util.concurrent.atomic;
- 37 import <u>sun.misc.Unsafe</u>;

. . .

Atomically sets the value to the given updated value if the current value == the expected value.

Parameters:

expect the expected value update the new value

Returns:

true if successful. False return indicates that the actual value was not equal to the expected value.

133
134 public final boolean ^① compareAndSet(int expect, int update) {
135 return unsafe.compareAndSwapInt(this, valueOffset, expect, update);
136 }



TASLock in Java

```
public class TASLock implements Lock {
   AtomicBoolean state = new AtomicBoolean(false);
```

```
public void lock() {
    while(state.getAndSet(true)) {}
}
```

```
public void unlock() {
    state.set(false);
}
...
```

Spinlock:

Try to get the lock. Keep trying until the lock is acquired (return value is false).

unlock release the lock (set to false)



SPINNER® Ride

SPINNER[®] Shift[®]



Simple TAS Spin Lock – Measurement Results

TAS

- n = 1, elapsed= 224, normalized= 224
- n = 2, elapsed= 719, normalized= 359
- n = 3, elapsed= 1914, normalized= 638
- n = 4, elapsed= 3373, normalized= 843
- n = 5, elapsed= 4330, normalized= 866
- n = 6, elapsed= 6075, normalized= 1012
- n = 7, elapsed= 8089, normalized= 1155
- n = 8, elapsed= 10369, normalized= 1296
- n = 16, elapsed= 41051, normalized= 2565
- n = 32, elapsed= 156207, normalized= 4881
- n = 64, elapsed= 619197, normalized= 9674

AtomicBoolean state = new AtomicBoolean(false); public void lock() { while(state.getAndSet(true)) {} public void unlock() { state.set(false); }

public class TASLock implements Lock {

- run n threads
- each thread acquires and releases the TASLock a million times
- repeat scenario ten times and add up runtime
- record time per thread

Intel core i7@3.4 GHz, 4 cores + HT



public class <u>TASLock</u> implements Lock {
 AtomicBoolean state = new AtomicBoolean(false);

```
public void lock() {
    while(state.getAndSet(true)) {}
}
public void unlock() {
    state.set(false);
```

}

cache cache cache Bus memory

Why?

- sequential bottleneck
- contention: threads fight
 for the bus during call of
 getAndSet()
- cache coherency protocol invalidates cached copies of the lock variable on other processors




The second second

Test-and-Test-and-Set (TATAS) Lock

```
public void lock()
   do
      while(state.get()) {}
  while (!state.compareAndSet(false, true));
public void unlock()
   state.set(false);
```



Measurement



note that this varies strongly between machines and JVM implementations and even between runs. Take it as a qualitative statement



TATAS does not generalize

Example: Double-Checked Locking

Double-Checked Locking

An Optimization Pattern for Efficiently Initializing and Accessing Thread-safe Objects

Douglas C. Schmidt schmidt@cs.wustl.edu Dept. of Computer Science Wash. U., St. Louis

This paper appeared in a chapter in the book "Pattern Languages of Program Design 3" ISBN, edited by Robert Martin, Frank Buschmann, and Dirke Riehle published by Addison-Wesley, 1997.

Abstract

This paper shows how the canonical implementation [1] of the Singleton pattern does not work correctly in the presence of preemptive multi-tasking or true parallelism. To solve this problem, we present the Double-Checked Locking optimization pattern. This pattern is useful for reducing contention and synchronization overhead whenever "critical sections" of code should be executed just once. In addition, Double-Checked Locking illustrates how changes in underlying forces (i.e., adding multi-threading and parallelism to the common Singleton use-case) can impact the form and content of patterns used to develop concurrent software. Tim Harrison harrison@cs.wustl.edu Dept. of Computer Science Wash. U., St. Louis

context of concurrency. To illustrate this, consider how the canonical implementation [1] of the Singleton pattern behaves in multi-threaded environments.


The Singleton pattern ensures a class has only one instance and provides a global point of access to that instance [1]. Dynamically allocating Singletons in C++ programs is common since the order of initialization of global static objects in C++ programs is not well-defined and is therefore non-portable. Moreover, dynamic allocation avoids the cost of initializing a Singleton if it is never used.

Defining a Singleton is straightforward:

class Singleton

public: static Singleton *instance (void) { if (instance_ == 0) // Critical section. instance_ = new Singleton;

return instance_;



Problem: Memory ordering leads to race-conditions!




TATAS with backoff


Observation

- (too) many threads fight for access to the same resource
- slows down progress globally and locally

Solution

- threads go to sleep with random duration
- increase expected duration each time the resource is not free







Lock with Backoff

```
public void lock() {
   Backoff backoff = null;
   while (true) {
       while (state.get()) {}; // spin reading only (TTAS)
       if (!state.getAndSet(true)) // try to acquire, returns previous val
           return;
       else { // backoff on failure
           try {
               if (backoff == null) // allocation only on demand
                  backoff = new Backoff(MIN_DELAY, MAX_DELAY);
               backoff.backoff();
           } catch (InterruptedException ex) {}
       }
```




exponential backoff

and an allow the



Measurement



The statement was



Deadlock

and the second second



...

Deadlocks – Motivation

Consider a method to transfer money between bank accounts

```
class BankAccount {
```

```
synchronized void withdraw(int amount) {...}
synchronized void deposit(int amount) {...}
```

```
synchronized void transferTo(int amount, BankAccount a) {
   this.withdraw(amount);
    a.deposit(amount);
    Thread aquires second lock
    Can this become a problem
```


Thread aquires second lock in a.deposit. Can this become a problem?



Deadlocks – Motivation


Suppose x and y are instances of class BankAccount

```
class BankAccount {
    ...
    synchronized void withdraw(int amount) {...}
    synchronized void deposit(int amount) {...}
    synchronized void transferTo(int amount, BankAccount a) {
        this.withdraw(amount);
        a.deposit(amount);
    }
}
```





Deadlock: two or more processes are mutually blocked because each process waits for another of these processes to proceed.







Threads and Resources

Graphically: Threads









X


Resource b is *held by* **thread Q:**





Deadlocks – more formally

A deadlock for threads $T_1 \dots T_n$ occurs when the directed graph describing the relation of $T_1 \dots T_n$ and resources $R_1 \dots R_m$ contains a cycle.





Techniques

Deadlock detection in systems is implemented by finding cycles in the dependency graph.

 Deadlocks can, in general, not be healed. Releasing locks generally leads to inconsistent state.

Deadlock avoidance amounts to techniques to ensure a cycle can never arise

- two-phase locking with retry (release when failed)
 - Usually in databases where transactions can be aborted without consequence
- resource ordering
 - Usually in parallel programming where global state is modified



Back to our example: what can we do?

```
class BankAccount {
```

```
synchronized void withdraw(int amount) {...}
synchronized void deposit(int amount) {...}
...
synchronized void transferTo(int amount, BankAccount a) {
   this.withdraw(amount);
   a.deposit(amount);
```



Option 1: non-overlapping (smaller) critical sections

class BankAccount {

```
synchronized void withdraw(int amount) {...}
synchronized void deposit(int amount) {...}
...
void transferTo(int amount, BankAccount a) {
   this.withdraw(amount);
   a.deposit(amount);
```

Money disappears for a (very short?) moment! Can we allow such transient inconsistencies? Very often unacceptable!



Option 2: one lock for all

```
class BankAccount {
  static Object globalLock = new Object();
  // withdraw and deposit protected with globalLock!
  void withdraw(int amount) {...}
  void deposit(int amount) {...}
  void transferTo(int amount, BankAccount to) {
    synchronized (globalLock) {
       withdraw(amount);
                                                 deadlock avoided but no concurrent
       to.deposit(amount);
                                                 transfer possible, even not when the
                                                 pairs of accounts are disjoint.
                                                 Often very inefficient!
```




Option 3: global ordering of resources

```
class BankAccount {
   . . .
  void transferTo(int amount, BankAccount to) {
     if (to.accountNr < this.accountNr)</pre>
        synchronized(this){
          synchronized(to) {
             withdraw(amount);
             to.deposit(amount);
        }}
     else
        synchronized(to){
          synchronized(this) {
             withdraw(amount);
             to.deposit(amount);
        }}
```

Unique global ordering required. Whole program has to obey this order to avoid cycles. Code taking only one lock can ignore it.



Ordering of resources



alle a state of the

P. La Contra

Programming trick

No globally unique order available? Generate it:

```
class BankAccount {
   private static final AtomicLong counter = new AtomicLong();
   private final long index = counter.incrementAndGet();
   ...
   void transferTo(int amount, BankAccount to) {
      if (to.index < this.index)
      ...
   }
}</pre>
```



}

Another (historic) example: from the Java standard library

```
class StringBuffer {
    private int count;
    private char[] value;
```

```
synchronized append(StringBuffer sb) {
    int len = sb.length();
    if(this.count + len > this.value.length)
        this.expand(...);
    sb.getChars(0, len, this.value, this.count);
}
```

Do you find the two problems?



}

Another (historic) example: from the Java standard library

```
class StringBuffer {
    private int count;
    private char[] value;
```

```
synchronized append(StringBuffer sb) {
    int len = sb.length();
    if(this.count + len > this.value.length)
        this.expand(...);
    sb.getChars(0, len, this.value, this.count);
}
```

Do you find the two problems?

Problem #1:

- Lock for sb is not held between calls to sb.length and sb.getChars
- sb could get longer
- Would cause **append** to not append whole string
 - The semantics here can be discussed!
 Definitely an issue if **sb** got shorther ⁽³⁾

Problem #2:

- Deadlock potential if two threads try to append "crossing" StringBuffers, just like in the bank-account first example
- x.append(y); y.append(x);



Fix?

- Not easy to fix both problems without extra overheads:
 - Do not want unique ids on every StringBuffer
 - Do not want one lock for all StringBuffer objects
- Actual Java library: initially fixed neither (left code as is; changed javadoc)
 - Up to clients to avoid such situations with own protocols
- Today: two classes StringBuffer (claimed to be synchronized) and StringBuilder (not synchronized)



Perspective

Code like account-transfer and string-buffer append are difficult to deal with for deadlock

1. Easier case: different types of objects

- Can document a fixed order among types
- Example: "When moving an item from the hashtable to the work queue, never try to acquire the queue lock while holding the hashtable lock"

2. Easier case: objects are in an acyclic structure

- Can use the data structure to determine a fixed order
- Example: "If holding a tree node's lock, do not acquire other tree nodes' locks unless they are children in the tree"

Significance of Deadlocks

Once understood that (and where) race conditions can occur, with following good programming practice and rules they are relatively easy to cope with.

But the *Deadlock* is the dominant problem of reasonably complex concurrent programs or systems and is therefore very important to anticipate!

Starvation denotes the repeated but unsuccesful attempt of a recently unblocked process to continue its execution.



Semaphores



Why do we need more than locks?

- Locks provide means to enforce atomicity via mutual exclusion
- They lack the means for threads to communicate about changes
 - e.g., changes in the state
- Thus, they provide no order and are hard to use
 - e.g., if threads A and B lock object X, it is not determined who comes first
- Example: producer / consumer queues



Semaphore Edsger W. Dijkstra 1965





Se|ma|phor, das od. der; -s, -e [zu griech. $\sigma \epsilon \mu \alpha$ = Zeichen u. $\phi o \rho o s$ = tragend]: Signalmast mit beweglichen Flügeln.

Optische Telegrafievorrichtung mit Hilfe von schwenkbaren Signalarmen, Claude Chappe 1792




Semaphore: Semantics

Semaphore: integer-valued abstract data type S with some initial value $s \ge 0$ and the following operations^{*}

The sector of the Party

```
acquire(S)
atomic
    wait until S > 0
     dec(S)
release(S)
atomic
     inc(S)
```





* Dijkstra called them P (probeeren), V (vrijgeven), also often used: wait and signal



Building a lock with a semaphore

```
mutex = Semaphore(1);
```

lock mutex := mutex.acquire()

only one thread is allowed into the critical section

unlock mutex := mutex.release()
 one other thread will be let in

Semaphore number:

- $1 \rightarrow$ unlocked
- $0 \rightarrow locked$

x>0 \rightarrow x threads will be let into "critical section"



2 Contraction


Example: scaled dot product

- Execute in parallel: x = (<u>a</u>^T * <u>d</u>) * z
 - a and d are column vectors
 - x, z are scalar
- Assume each vector has 4 elements
 - $x = (a_1^*d_1 + a_2^*d_2 + a_3^*d_3 + a_4^*d_4) * z$
- Parallelize on two processors (using two threads A and B)
 - $x_A = a_1^* d_1 + a_2^* d_2$
 - $x_B = a_3^* d_3 + a_4^* d_4$
 - $x = (x_A + x_B) * z$
- Which synchronization is needed where?
 - Using locks?
 - Using semaphores?



- Two processes P and Q executing code.
- **Rendezvouz:** locations in code, where P and Q wait for the other to arrive. Synchronize P and Q.





How would you implement this using Semaphores?

pcl.inf.ethz.ch

spcl eth

EHzürich







Synchronize Processes P and Q at one location (Rendezvous)

Semaphores P_Arrived and Q_Arrived

	P	Q
init	P_Arrived=0	Q_Arrived=0
pre	• • •	• • •
rendezvous	?	?
post	• • •	• •



Synchronize Processes P and Q at one location (Rendezvous) Semaphores P_Arrived and Q_Arrived

	P	Q
init	P_Arrived=0	Q_Arrived=0
pre	• • •	•••
rendezvous	<pre>release(P_Arrived) ?</pre>	<pre>acquire(P_Arrived) ?</pre>
post	• • •	•••



Synchronize Processes P and Q at one location (Rendezvous) Semaphores P_Arrived and Q_Arrived

Dou you find the problem?


	P	Q
init	P_Arrived=0	Q_Arrived=0
pre	•••	•••
rendezvous	<pre>acquire(Q_Arrived) release(P_Arrived)</pre>	<pre>acquire(P_Arrived) release(Q_Arrived)</pre>
post	• • •	• • •

Part and and

***SPEL		spcl.inf.ethz.ch
Deadlock	P Q_Arrived owned by Q	owned by P_Arrived requires
	P	Q
init	P_Arrived=0	Q_Arrived=0
pre	• • •	• • •
rendezvous	<pre>acquire(Q_Arrived) release(P_Arrived)</pre>	<pre>acquire(P_Arrived) release(Q_Arrived)</pre>
post	• • •	• • •



Wrong solution with Deadlock



State States



Synchronize Processes P and Q at one location (Rendezvous) Assume Semaphores P_Arrived and Q_Arrived


	P	Q
init	P_Arrived=0	Q_Arrived=0
pre	• • •	• • •
rendezvous	<pre>release(P_Arrived) acquire(Q_Arrived)</pre>	<pre>acquire(P_Arrived) release(Q_Arrived)</pre>
post	• • •	••



Implementing Semaphores without Spinning (blocking queues)

a light a second with the

```
Consider a process list Q_s associated with semaphore S
acquire(S)
     \{if S > 0 then \}
         dec(S)
 atomic
      else
         put(Q<sub>s</sub>, self)
         block(self)
      end }
release(S)
     {if Q_s == \emptyset then
         inc(S)
 atomic
      else
         get(Q_s, p)
         unblock(p)
      end }
```






EHzürich



	P	Q
init	P_Arrived=0	Q_Arrived=0
pre		•••
rendezvous	<pre>release(P_Arrived) acquire(Q_Arrived)</pre>	<pre>acquire(P_Arrived) release(Q_Arrived)</pre>
post		••


The season of the season of

P first



release signals (arrow) acquire may wait (filled box)

Q first







Synchronize Processes P and Q at one location (Rendezvous)

Assume Semaphores P_Arrived and Q_Arrived

	P	Q
init	P_Arrived=0	Q_Arrived=0
pre	•••	•••
rendezvous	<pre>release(P_Arrived) acquire(Q_Arrived)</pre>	<pre>release(Q_Arrived) acquire(P_Arrived)</pre>
post	•••	••







Back to our dot-product

- Assume now vectors with 1 million entries on 10,000 threads
 - Very common! (over the weekend, we ran 57 Pflop/s on 27,360 GPUs)
 - How would you implement that?
 - Semaphores, locks?
- Time for a higher-level abstraction!
 - Supporting threads in bulk-mode
 Move in lock-step
 - And enabling a "bulk-synchronous parallel" (BSP) model The full BSP is more complex (supports distributed memory)



spcl.inf.ethz.ch

spcl eth

The success of the von Neumann model of sequential computation is attributable to the fact that it is an efficient bridge between software and hardware: high-level languages can be efficiently compiled on to this model; yet it can be efficiently implemented in hardware. The author argues that an analogous bridge between software and hardware is required for parallel computation if that is to become as widely used. This article introduces the bulk-synchronous parallel (BSP) model as a candidate for this role, and gives results quantifying its efficiency both in implementing high-level language features and algorithms, as well as in being implemented in hardware.








All Philipping and a second second


Barriers



Barrier

Synchronize a number of processes.






A CONTRACTOR

How would you implement this using Semaphores?



Barrier – 1st try

Synchronize a number (n) of processes. Semaphore **barrier**. Integer count.






Barrier


Synchronize a number (n) of processes. Semaphore **barrier**. Integer count.

Invariants «Each of the processes eventually reaches the acquire statement"






Recap: Race Condition



The section of the



With Mutual Exclusion



A PUAK CALL CALL



71

Barrier

Synchronize a number (n) of processes.

Semaphores barrier, mutex. Integer count.

	P1	P2	•••	Pn
init	<pre>mutex = 1; barrier = 0; count</pre>	= 0		·
pre	•••			
barrier	<pre>acquire(mutex) count++ release(mutex) if (count==n) release(barrier) acquire(barrier) release(barrier)</pre>	÷	÷	÷
post	•••			



72

Reusable Barrier. 1st trial.

	P1	• • •	Pn
init	<pre>mutex = 1; barrier = 0; count = 0</pre>		
pre		Dou you the prok	
barrier	<pre>acquire(mutex) count++ release(mutex)</pre>		
	if (count==n) release(barrier) Race Condition!		
	acquire(barrier) release(barrier)	÷	<
	<pre>acquire(mutex) count</pre>		
	<pre>release(mutex) acquire(barrier) Race Condition !</pre>		
post	···		

MA STREET



Reusable Barrier. 1st trial.


	P1	•••	Pn
init	mutex = 1; bar	rier = 0; count = 0	I
pre	•••		
barrier	acquire(mutex)		
	<pre>count++ release(mutex)</pre>	Invariants	
	<pre>if (count==n) release(barrier) acquire(barrier) release(barrier)</pre>	«Only when all processes have reached the turnstyle it will be opened the first time"	÷
	<pre>acquire(mutex) count</pre>	«When all processes have run through the barrier then count = 0"	
	<pre>release(mutex) if (count==0) acquire(barrier)</pre>	«When all processes have run through the barrier then barrier = 0" (violated)	
post	• • •		

The second second

73



Illustration of the problem: scheduling scenario



A Real Property in the loss of the loss



Reusable Barrier. 2nd trial.

	P1		• • •	Pn
init	<pre>mutex = 1; barrier = 0; count</pre>	t = 0		
pre barrier	 acquire(mutex)		Dou you the prob	
	<pre>count++ if (count==n) release(barrier) release(mutex) Proces</pre>	s can pass processes!	←	÷
post	<pre>count if (count==0) acquire(barrier) release(mutex)</pre>			

the second



Reusable Barrier. 2nd trial.

	P1		•••	Pn		
init	<pre>mutex = 1; barrier =</pre>	0; count = 0	•			
pre						
barrier	<pre>acquire(mutex) count++</pre>					
	<pre>if (count==n) release(barrier) release(mutex)</pre>	Invariants				
	acquire(barrier)		all processes have passed th , it holds that barrier = 0"			
	release(barrier)		n a single proo parrier, it holo			
	<pre>acquire(mutex) count</pre>	barrier = 0»		1		
	<pre>if (count==0) acquire(barrier) release(mutex)</pre>					
nost						

The second second

• • •



Solution: Two-Phase Barrier

init

barrier

```
mutex=1; barrier1=0; barrier2=1; count=0
acquire(mutex)
  count++;
  if (count==n)
     acquire(barrier2); release(barrier1)
release(mutex)
acquire(barrier1); release(barrier1);
// barrier1 = 1 for all processes, barrier2 = 0 for all processes
acquire(mutex)
  count--;
  if (count==0)
      acquire(barrier1); release(barrier2)
signal(mutex)
acquire(barrier2); release(barrier2)
// barrier2 = 1 for all processes, barrier1 = 0 for all processes
```



Lesson Learned ?

- Semaphore, Rendevouz and Barrier:
- Concurrent programming is prone to errors in reasoning.
- A naive approach with trial and error is close-to impossible.
- Ways out:
 - Identify invariants in the problem domain, ensure they hold for your implementation
 - Identify and apply established patterns
 - Use known good libraries (like in the Java API)



Summary

Locks are not enough: we need methods to wait for events / notifications Semaphores

- **Rendezvous and Barriers**
- **Next lecture:**
- **Producer-Consumer Problem**
- Monitors and condition variables