E *H* zürich

NEVER UPGRADING ANYTHING AGAIN.

AS A PROJECT WEARS ON, STANDARDS

TORSTEN HOEFLER Parallel Programming Sequential Consistency, Consensus + Transactional Memory

FOR SUCCESS SLIP LOWER AND LOWER. O HOURS OKAY, I SHOULD BE ABLE TO DUAL-BOOT BSD SOON. LATEST LINUX PATCH ENABLES SUPPORT 6 HOURS DO YOU HAVE SUPPORT FOR SMOOTH I'LL BE HAPPY IF I CAN GET FULL-SOREEN FLASH VIDEO YET? THE SYSTEM WORKING LIKE -IT WAS WHEN I STARTED. 10 HOURS WELL, THE DESKTOP'S A LOST CAUSE, BUT I THINK I CAN FIX THE PROBLEMS THE LAPTOP'S DEVELOPED. 24 HOURS HALFARD & P IF WE'RE LUCKY, THE SHARKS WILL STAY AWAY UNTIL WE REACH SHALLOW WATER. IF WE MAKE IT BACK ALIVE, YOU'RE

The second real of the second

IT TOOK A LOT OF WORK, BUT THIS

FOR MACHINES WITH 4,096 CPUS,

UP FROM THE OLD LIMIT OF 1,024.

NO, BUT WHO USES THAT?




Learning goals for today

- Finish introduction of the concept of Linearizability
 - how to make parallel software correct!
- (Re-)Introduce Sequential Consistency
 - how to argue about memory values
- Consensus and wait-freedom
 - The simplest parallel object that's already too hard for many
- Begin discussion about transactional memory
 - Optimistic approach
 - Simplifies reasoning and programming
 - Still somewhat in development
 - Need to understand concepts



More formal

Split method calls into two events. Notation:




A CALL AND A CALL AND AND



History

History H = sequence of invocations and responses





Projections

Object proj	ections	٦
H q =	A q.enq(3)	
	A <mark>q</mark> :void A <mark>q</mark> .enq(5)	
	B <mark>q</mark> .deq()	
	B q:3	

Thread projections

A CALL AND A CALL AND A CALL

H | B = B p.enq(4)B p:void B q.deq() B q:3



Complete subhistories

A q.enq(3)A q:void A q.enq(5)complete (H) = B p.enq(4) B p:void B q.deq() B q:3

Complete subhistory

History H without its pending invocations.



Sequential histories

A q.enq(3) A q:void B p.enq(4) B p:void B q.deq() B q:3 A q:enq(5)

Sequential history:

- Method calls of different threads do not interleave.
- A final pending invocation is ok.



Well formed histories

Well formed history: Per thread projections sequential

H= A q.enq(3) B p.enq(4) B p:void B q.deq() A q:void B q:3

H|A = A q.enq(3)
A q:void
H|B = B p.enq(4)
B p:void
B q.deq()
B q:3

and a second the

***SPCL

Equivalent histories

H=

A q.enq(3) B p.enq(4) B p:void B q.deq() A q:void B q:3 G =

A q.enq(3) A q:void B p.enq(4) B p:void B q.deq() B q:3

all and the second s

H and G equivalent:

H | A = G | AH | B = G | B



Legal histories

Sequential specification tells if a

- single-threaded, single object
- history is legal
- Example: pre- / post conditions

A sequential history H is legal, if

- for every object x
- H|x adheres to the sequential specification of x




Precedence

A method call precedes another method call if the response event precedes the invocation event

> A q.enq(3) B p.enq(4) B p:void A q:void B q.deq() B q:3

if no precedence then method calls **overlap**





Notation

Given: history H and method executions m_0 and m_1 on H

Definition: $m_0 \rightarrow_H m_1$ means m_0 precedes m_1



 \rightarrow_H is a relation and implies a partial order on H. The order is total when H is sequential.

The state of



Linearizability

History *H* is **linearizable** if it can be extended to a history *G*


- appending zero or more responses to pending invocations that took effect
- discarding zero or more pending invocations that did not take effect

such that G is equivalent to a *legal sequential* history S with

$$\rightarrow_G \subset \rightarrow_S$$



Invocations that took effect ... ?



all the man and the




$\rightarrow_G \subset \rightarrow_S$? What does this mean?

$$\rightarrow_G = \{ a \rightarrow c, b \rightarrow c \}$$
$$\rightarrow_S = \{ a \rightarrow b, a \rightarrow c, b \rightarrow c \}$$

In other words: S respects the real-time order of G

all the second and the





Composability

Composability Theorem

History H is linearizable if and only if

for every object x

H|x is linearizable

Consequence:

The second

Modularity

- Linearizability of objects can be proven in isolation
- Independently implemented objects can be composed



Recall: Atomic Registers

Memory location for values of primitive type (boolean, int, ...)

• operations read and write


Linearizable with a single linearization point, i.e.

- sequentially consistent, every read operation yields most recently written value
- for non-overlapping operations, the realtime order is respected.



Reasoning About Linearizability (Locking)

```
public T deq() throws EmptyException {
  lock.lock();
  try {
     if (tail == head)
       throw new EmptyException();
     T x = items[head % items.length];
     head++;
     return x;
  } finally {
    lock.unlock();
}
```




Linearization points are when locks are released

The second and a




The second of

Reasoning About Linearizability (Wait-free example)




head





Reasoning About Linearizability (Lock-free example)



Parts and and a



Linearizability Strategy & Summary

Identify one atomic step where the method "happens"

- Critical section
- Machine instruction

Does not always work

- Might need to define several different steps for a given method
- Linearizability summary:
 - Powerful specification tool for shared objects
 - Allows us to capture the notion of objects being "atomic"





Sequential Consistency

A REAL PROPERTY OF



Alternative: Sequential Consistency

History *H* is **sequentially consistent** if it can be extended to a history *G*

- appending zero or more responses to pending invocations that took effect
- discarding zero or more pending invocations that did not take effect


such that G is equivalent to a *legal sequential* history S.

(Note that $\rightarrow_G \subset \rightarrow_S$ is not required, i.e., no order across threads required) (Sequential Consistency is weaker than Linearizability)




Alternative: Sequential Consistency

- Require that operations done by one thread respect program order
- No need to preserve real-time order
 - Cannot re-order operations done by the same thread
 - Can re-order non-overlapping operations done by different threads
- Often used to describe multiprocessor memory architectures






Not linearizable



Station and the second



Yet sequentially consistent!



A State of the second sec



Theorem

Sequential Consistency is not a local property


The second

(and thus we lose composability...)

Can somebody remind me what "composability" meant?



Proof by Example: FIFO Queue




A CLASSIC CONTRACTOR



H =

H|q sequentially consistent




B q.enq(y) A q.enq(x) **B**q:void B p.enq(y) A q:void B p:void B q.deq(); Bq:x

time

a start and and and and



H|p sequentially consistent




H = A p.enq(x) B q.enq(y) A p:void B q:void B p.enq(y) A p.deq() **B** p:void B q.deq(); A p:y B q:x

time

A SALAR AND A SALAR AND A



Ordering imposed by H|q and H|p




➔ H is not sequentially consistent

time

Contain the second



Another example: Flags




C. C. Starter

Each object update (H|x and H|y) is sequentially consistent Entire history is not sequentially consistent



Reminder: Consequence for Peterson Lock (Flag Principle)




Carlo and and a

Sequential Consistency \rightarrow At least one of the processes A and B read flag[1-id] = true. If both processes read flag = true then both processes eventually read the same value for victim().



Side Remark: Quiescent Consistency

Another idea: Programs should respect real-time order of algorithms separated by periods of *quiescence*.




In other words: quiescent consistency requires non-overlapping methods to take effect in their real-time order!



Side Remark: Quiescent Consistency

Quiescent consistency is incomparable to Sequential Consistency




The second second

This example is sequentially consistent but not quiescently consistent



Side Remark: Quiescent Consistency

Quiescent consistency is incomparable to Sequential Consistency



The second

This example is quiescently consistent but not sequentially consistent (note that initially the queue is empty)



Discussion

Recall our discussions at the beginning!

This pattern

Write mine, read yours

is exactly the flag principle

Heart of mutual exclusion

- Peterson
- Bakery, etc.

Sequential Consistency seems nonnegotiable!

... but:

at the second second second

Many hardware architects think that sequential consistency is too strong Too expensive to imple hardware Assume that flag principle

Violated by default Honored by **explicit request** (e.g., volatile)



Recall: Memories and caches

Memory hierarchy

- On modern multiprocessors, processors do not read and write directly to memory.
- Memory accesses are very slow compared to processor speeds.
- Instead, each processor reads and writes directly to a cache.

While writing to memory

- A processor can execute hundreds, or even thousands of instructions.
- Why delay on every memory write?
- Instead, write back in parallel with rest of the program.



Recall: Memory operations

To read a memory location, load data into cache. To write a memory location update cached copy, lazily write cached data back to memory

"Flag-violating" history is actually OK processors delay writing to memory until after reads have been issued.

Otherwise unacceptable delay between read and write instructions.

Writing to memory = mailing a letter Vast majority of reads & writes Not for synchronization No need to idle waiting for post office If you want to synchronize Announce it explicitly Pay for it only when you need it



Synchronization

Explicit

Memory barrier instruction Flush unwritten caches Bring caches up to date Compilers often do this for you Entering and leaving critical sections

Implicit

In Java, can ask compiler to keep a variable up-to-date with volatile keyword Also inhibits reordering, removing from loops & other optimizations



Real-World Hardware Memory

Weaker than sequential consistency

- But you can get sequential consistency at a price [1]
- Concept of linearizability more appropriate for high-level software



Linearizability vs. Sequential Consistency

Linearizability

Operation takes effect instantaneously between invocation and response Uses sequential specification, locality implies composablity Good for high level objects

Sequential Consistency

Not composable

Harder to work with in software development

Good way to think about hardware models



Consensus

ALL TANK THE THE

Literature: Herlihy: Chapter 5.1-5.4, 5.6-5.8




Consensus

Consider an object c with the following interface

```
public interface Consensus<T> {
    T decide (T value);
}
```

A number of threads call c.decide(v) with an input value v each.






Consensus protocol

Requirements on consensus protocol


- wait-free: consensus returns in finite time for each thread
- consistent: all threads decide the same value
- valid: the common decision value is some thread's input

➔ linearizability of consensus must be such that first thread's decision is adopted for all threads.





Consensus





Consensus number

A class C solves n-thread consensus if there exists a consensus protocol using any number of objects of class C and any number of atomic registers.

Consensus number of C: largest n such that C solves n-thread consensus.



Atomic registers

Theorem: Atomic Registers have consensus number 1.

[Proof: Herlihy, Ch. 5, presented later if we have time!]

Corollary: There is no wait-free implementation of n-thread consensus, n>1, from read-write registers



Compare and swap/set

Theorem: Compare-And-Swap has infinite consensus number.

How to prove this?



Proof by construction

```
class CASConsensus {
    private final int FIRST = -1;
    private AtomicInteger r = new AtomicInteger(FIRST); // supports CAS
    private AtomicIntegerArray proposed; // suffices to be atomic register
```

The states of

... // constructor (allocate array proposed etc.)

```
public Object decide (Object value) {
    int i = ThreadID.get();
    proposed.set(i, value);
    if (r.compareAndSet(FIRST, i)) // I won
        return proposed.get(i); // = value
    else
        return proposed.get(r.get());
```



How to use this? Wait-free FIFO queue


- Theorem: There is no wait-free implementation of a FIFO queue with atomic registers
- How to prove this now?

Hint: They have consensus number 1!


Proof follows.



Can a FIFO queue implement two-thread consensus?




proposed array



FIFO queue with red and black balls



Protocol: Write value to array




a state and






Protocol: Take next item from queue



.....



Protocol: Take next Item from Queue





Why does this work?

- If one thread gets the red ball
- Then the other gets the black ball
- Winner decides her own value
- Loser can find winner's value in array
 - Because threads write array
 - Before dequeueing from queue



Wait-free queue implementation from atomic registers?

Given

A consensus protocol from queue and registers

Assume there exists

A queue implementation from atomic registers

Substitution yields:

A wait-free consensus protocol from atomic registers However: atomic registers have consensus number 1





Why consensus is important

We know

- Wait-free FIFO queues have consensus number 2
- Test-And-Set, getAndSet, getAndIncrement have consensus number 2
- CAS has consensus number ∞

→ wait-free FIFO queues, wait-free RMW operations and CAS cannot be implemented with atomic registers!



The Consensus Hierarchy


1	Read/Write Registers	
2	getAndSet, getAndIncrement,	FIFO Queue LIFO Stack
•		
∞	CompareAndSet,	Multiple Assignment

and the second

Importance of Consensus by Analogy

Squaring the circle

Geometric way to construct a square with the same area as a given circle with compass and straightedge using a finite number of steps.



There is an algebraic proof that **no such construction exists**.

People tried it for hundreds of years, some still try it today. Apparently they do not believe the mathematical proof.

Let's not do the same mistake in our field...: provably there is no way to construct certain wait-free algorithms with atomic registers. Don't even try.



Motivation for Transactional Memory

ALL ALL AND AND



Transactional Memory in a nutshell


Motivation: programming with locks is too difficult Lock-free programming is even more difficult...

Goal: remove the burden of synchronization from the programmer and place it in the system (hardware / software)

Literature: -Herlihy Chapter 18.1 – 18.2. -Herlihy Chapter 18.3. interesting but too detailed for this course.



Deadlocks: threads attempt to take common locks in different orders






Convoying: thread holding a resource R is descheduled while other threads queue up waiting for R





Priority Inversion: lower priority thread holds a resource R that a high priority thread is waiting on






Association of locks and data established **by convention**. The best you can do is **reasonably document** your code!



What is wrong with CAS?

Example: Unbounded Queue (FIFO)




```
public class LockFreeQueue<T> {
    private AtomicReference<Node> head;
    private AtomicReference<Node> tail;
    public
    public void enq(T item);
    public T deq();
    }
```

```
public class Node {
   public T value;
   public AtomicReference<Node> next;
   public Node(T v) {
      value = v;
      next = new AtomicReference<Node>(null);
   }
```

The second second



Enqueue




S.C. Sandara and

Two CAS operations → half finished enqueue visible to other processes



Dequeue



A SALAR AND A SALAR AND A



Code for enqueue

```
public class LockFreeQueue<T> {
• •
   public void enq(T item) {
      Node node = new Node(item);
      while(true){
         Node last = tail.get();
         Node next = last.next.get();
         if (last == tail.get()) {
                                                                        Half finished insert may happen!
            if (next == null)
                if (last.next.compareAndSet(next, node)) {
                   tail.compareAndSet(last, node);
                   return;
            else
                tail.compareAndSet(last, next);
                                                                        Help other processes with finishing
                                                                        operations (\rightarrow lock-free)
```



Code with hypothetical DCAS

```
public class LockFreeQueue<T> {
```

```
...
public void enq(T item) {
    Node node = new Node(item);
    while(true) {
        Node last = tail.get();
        Node next = last.next.get();
        if (multiCompareAndSet({last.next, tail},{next, last},{node, node})
            return;
        This code ensures consistency of bote
```

This code ensures consistency of both next and last: operation **either fails completely without effect or the effect happens atomically**

The second second second




More problems: Bank account

```
class Account {
 private final Integer id; // account id
 private
              Integer balance; // account balance
 Account(int id, int balance) {
     this.id = new Integer(id);
     this.balance = new Integer(balance);
 synchronized void withdraw(int amount) {
     // assume that there are always sufficient funds...
     this.balance = this.balance - amount;
 synchronized void deposit(int amount) {
     this.balance = this.balance + amount;
```



Bank account transfer (unsafe)

void transfer_unsafe(Account a, Account b, int amount) {





The sector of the

Bank account transfer (can cause a deadlock)

```
void transfer_deadlock(Account a, Account b, int amount) {
    synchronized (a) {
        synchronized (b) {
            a.withdraw(amount);
            b.deposit(amount);
        }
    }
}
```

Concurrently executing:

- transfer_deadlock(a, b)
- transfer_deadlock(b, a)

Might lead to a deadlock



Bank account transfer (lock ordering to avoid deadlock)

Contra Contra P

```
void transfer(Account a, Account b, int amount) {
  if (a.id < b.id) {
      synchronized (a) {
          synchronized (b) {
              a.withdraw(amount);
              b.deposit(amount);
   else
      synchronized (b) {
          synchronized (a) {
              a.withdraw(amount);
              b.deposit(amount);
```



Bank account transfer (slightly better ordering version)

void transfer_elegant(Account a, Account b, int amount) {

```
Code for synchronization
    Account first, second;
    if (a.id < b.id) {
        first = a;
         second = b;
    } else {
        first = b;
        second = a;
    synchronized (first) {
        synchronized (second) {
             a.withdraw(amount);
                                       Code for the actual operation
             b.deposit(amount);
         }
```



Lack of composability

Ensuring ordering (and correctness) is **really hard** (even for advanced programmers)

- rules are ad-hoc, and not part of the program
- (documented in comments at best-case scenario)

Locks are **not composable**

- how can you combine n thread-safe operations?
- internal details about locking are required
- big problem, especially for programming "in the large"



Problems using locks (cont'd)

Locks are pessimistic

- worst is assumed
- performance overhead paid every time

Locking mechanism is hard-wired to the program

- synchronization / rest of the program cannot be separated
- changing synchronization scheme \rightarrow changing all of the program



Solution: atomic blocks (or transactions)

What the programmer actually meant to say is:

```
atomic {
    a.withdraw(amount);
    b.deposit(amount);
}
```

I want these operations to be performed atomically!



→ This is the idea behind transactional memory also behind locks, isn't it? The difference is the *execution*!



Transactional Memory (TM)

Programmer explicitly defines atomic code sections

Programmer is concerned with: what: what operations should be atomic

but, **not how:** e.g., via locking the how is left to the system (software, hardware or both)

(declarative approach)



TM benefits

- simpler and less error-prone code
- higher-level (declarative) semantics (what vs. how)
- composable
- analogy to garbage collection

(Dan Grossman. 2007. "The transactional memory / garbage collection analogy". SIGPLAN Not. 42, 10 (October 2007), 695-706.)

• optimistic by design

(does not require mutual exclusion)



TM semantics: Atomicity

- changes made by a transaction are made visible atomically
 - other threads preserve either the initial or the final state, but not any intermediate states

Note: locks enforce atomicity via mutual exclusion, while transactions do not require mutual exclusion




TM semantics: Isolation

Transactions run in isolation

- while a transaction is running, effects from other transactions are not observed
- as if the transaction takes a snapshot of the global state when it begins and then operates on that snapshot



Serializability



Star Barris Providence Starten B

(transactions <u>appear</u> serialized)₅



Transactions in databases

Transactional Memory is heavily inspired by database transactions

ACID properties in database transactions:

- Atomicity
- Consistency (database remains in a consistent state)
- Isolation (no mutual corruption of data)
- Durability (e.g., transaction effects will survive power loss → stored in disk)