Copyright Notice:

The documents distributed by this server have been provided by the contributing authors as a means to ensure timely dissemination of scholarly and technical work on a noncommercial basis. Copyright and all rights therein are maintained by the authors or by other copyright holders, notwithstanding that they have offered their works here electronically. It is understood that all persons copying this information will adhere to the terms and constraints invoked by each author's copyright. These works may not be reposted without the explicit permission of the copyright holder.

Publications of SPCL

P. Iff, M. Besta, M. Cavalcante, T. Fischer, L. Benini, T. Hoefler:

 HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement

(In Proceedings of the 60th Annual Design Automation Conference, Jul. 2023)


2.5D integration is an important technique to tackle the growing cost of manufacturing chips in advanced technology nodes. This poses the challenge of providing high-performance inter-chiplet interconnects (ICIs). As the number of chiplets grows to tens or hundreds, it becomes infeasible to hand-optimize their arrangement in a way that maximizes the ICI performance. In this paper, we propose HexaMesh, an arrangement of chiplets that outperforms a grid arrangement both in theory (network diameter reduced by 42%; bisection bandwidth improved by 130%) and in practice (latency reduced by 19%; throughput improved by 34%). HexaMesh enables large-scale chiplet designs with high-performance ICIs.


download article:
access preprint on arxiv:
download slides:

Recorded talk (best effort)



  author={Patrick Iff and Maciej Besta and Matheus Cavalcante and Tim Fischer and Luca Benini and Torsten Hoefler},
  title={{HexaMesh: Scaling to Hundreds of Chiplets with an Optimized Chiplet Arrangement}},
  booktitle={Proceedings of the 60th Annual Design Automation Conference},